aboutsummaryrefslogtreecommitdiff
path: root/target/avr
AgeCommit message (Expand)AuthorFilesLines
2021-03-15target/avr: Fix interrupt executionIvanov Arkasha1-1/+3
2021-03-15target/avr: Fix some comment spelling errorsLichang Zhao1-3/+3
2021-02-20target/avr/cpu: Use device_class_set_parent_realize()Philippe Mathieu-Daudé1-3/+1
2021-02-05cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClassClaudio Fontana2-7/+17
2021-02-05cpu: move cc->do_interrupt to tcg_opsClaudio Fontana2-3/+3
2021-02-05cpu: Move tlb_fill to tcg_opsEduardo Habkost1-1/+1
2021-02-05cpu: Move cpu_exec_* to tcg_opsEduardo Habkost1-1/+1
2021-02-05cpu: Move synchronize_from_tb() to tcg_opsEduardo Habkost1-1/+1
2021-02-05cpu: Introduce TCGCpuOperations structEduardo Habkost1-1/+1
2021-01-07tcg: Make tb arg to synchronize_from_tb constRichard Henderson1-1/+2
2020-12-19migration: Replace migration's JSON writer by the general oneMarkus Armbruster1-2/+2
2020-09-18qom: Remove module_obj_name parameter from OBJECT_DECLARE* macrosEduardo Habkost1-1/+1
2020-09-09Use OBJECT_DECLARE_TYPE where possibleEduardo Habkost1-4/+2
2020-09-09Use DECLARE_*CHECKER* macrosEduardo Habkost1-6/+2
2020-09-09Move QOM typedefs and add missing includesEduardo Habkost1-3/+5
2020-08-21meson: targetPaolo Bonzini4-36/+22
2020-08-21meson: rename included C source files to .c.incPaolo Bonzini3-4/+4
2020-07-11target/avr/disas: Fix store instructions display orderPhilippe Mathieu-Daudé1-10/+10
2020-07-11target/avr/cpu: Fix $PC displayed addressPhilippe Mathieu-Daudé1-1/+1
2020-07-11target/avr/cpu: Drop tlb_flush() in avr_cpu_reset()Philippe Mathieu-Daudé1-2/+0
2020-07-11target/avr: Register AVR support with the rest of QEMUMichael Rolnik1-0/+34
2020-07-11target/avr: Add support for disassembling via option '-d in_asm'Michael Rolnik4-1/+259
2020-07-11target/avr: Initialize TCG register variablesMichael Rolnik1-0/+29
2020-07-11target/avr: Add instruction translation - CPU main translation functionMichael Rolnik1-0/+213
2020-07-11target/avr: Add instruction translation - MCU Control InstructionsMichael Rolnik2-0/+73
2020-07-11target/avr: Add instruction translation - Bit and Bit-test InstructionsMichael Rolnik2-0/+261
2020-07-11target/avr: Add instruction translation - Data Transfer InstructionsMichael Rolnik2-0/+1046
2020-07-11target/avr: Add instruction translation - Branch InstructionsMichael Rolnik2-0/+576
2020-07-11target/avr: Add instruction translation - Arithmetic and Logic InstructionsMichael Rolnik2-0/+896
2020-07-11target/avr: Add instruction translation - Register definitionsMichael Rolnik1-0/+142
2020-07-11target/avr: Add instruction helpersMichael Rolnik2-0/+238
2020-07-10target/avr: Add definitions of AVR core typesMichael Rolnik1-0/+151
2020-07-10target/avr: Introduce enumeration AVRFeatureMichael Rolnik1-0/+46
2020-07-10target/avr: CPU class: Add GDB supportMichael Rolnik3-0/+90
2020-07-10target/avr: CPU class: Add migration supportMichael Rolnik3-0/+122
2020-07-10target/avr: CPU class: Add memory management supportMichael Rolnik2-0/+53
2020-07-10target/avr: CPU class: Add interrupt handling supportMichael Rolnik2-0/+91
2020-07-10target/avr: Introduce basic CPU class objectMichael Rolnik3-0/+399
2020-07-10target/avr: Add basic parameters of the new platformMichael Rolnik2-0/+102