index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
avr
/
helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2023-08-31
target/translate: Include missing 'exec/cpu_ldst.h' header
Philippe Mathieu-Daudé
1
-0
/
+1
2023-07-08
target/avr: Fix handling of interrupts above 33.
Lucas Dietrich
1
-2
/
+2
2023-06-05
target/avr: Add missing includes of qemu/error-report.h
Richard Henderson
1
-0
/
+1
2022-09-01
target/avr: Disable interrupts when env->skip set
Richard Henderson
1
-0
/
+9
2022-09-01
target/avr: Only execute one interrupt at a time
Richard Henderson
1
-6
/
+3
2022-09-01
target/avr: Call avr_cpu_do_interrupt directly
Richard Henderson
1
-3
/
+2
2022-09-01
target/avr: Support probe argument to tlb_fill
Richard Henderson
1
-17
/
+29
2022-06-20
target/avr: Drop avr_cpu_memory_rw_debug()
Bin Meng
1
-6
/
+0
2022-02-21
exec/exec-all: Move 'qemu/log.h' include in units requiring it
Philippe Mathieu-Daudé
1
-0
/
+1
2021-05-13
target/avr: Ignore unimplemented WDR opcode
Philippe Mathieu-Daudé
1
-5
/
+1
2021-03-15
target/avr: Fix interrupt execution
Ivanov Arkasha
1
-1
/
+3
2021-03-15
target/avr: Fix some comment spelling errors
Lichang Zhao
1
-3
/
+3
2021-02-05
cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClass
Claudio Fontana
1
-2
/
+3
2021-02-05
cpu: move cc->do_interrupt to tcg_ops
Claudio Fontana
1
-2
/
+2
2020-07-11
target/avr: Add instruction helpers
Michael Rolnik
1
-0
/
+209
2020-07-10
target/avr: CPU class: Add memory management support
Michael Rolnik
1
-0
/
+50
2020-07-10
target/avr: CPU class: Add interrupt handling support
Michael Rolnik
1
-0
/
+89