index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
avr
/
cpu.c
Age
Commit message (
Expand
)
Author
Files
Lines
2021-02-20
target/avr/cpu: Use device_class_set_parent_realize()
Philippe Mathieu-Daudé
1
-3
/
+1
2021-02-05
cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClass
Claudio Fontana
1
-5
/
+14
2021-02-05
cpu: move cc->do_interrupt to tcg_ops
Claudio Fontana
1
-1
/
+1
2021-02-05
cpu: Move tlb_fill to tcg_ops
Eduardo Habkost
1
-1
/
+1
2021-02-05
cpu: Move cpu_exec_* to tcg_ops
Eduardo Habkost
1
-1
/
+1
2021-02-05
cpu: Move synchronize_from_tb() to tcg_ops
Eduardo Habkost
1
-1
/
+1
2021-02-05
cpu: Introduce TCGCpuOperations struct
Eduardo Habkost
1
-1
/
+1
2021-01-07
tcg: Make tb arg to synchronize_from_tb const
Richard Henderson
1
-1
/
+2
2020-07-11
target/avr/cpu: Fix $PC displayed address
Philippe Mathieu-Daudé
1
-1
/
+1
2020-07-11
target/avr/cpu: Drop tlb_flush() in avr_cpu_reset()
Philippe Mathieu-Daudé
1
-2
/
+0
2020-07-11
target/avr: Add support for disassembling via option '-d in_asm'
Michael Rolnik
1
-1
/
+1
2020-07-10
target/avr: Add definitions of AVR core types
Michael Rolnik
1
-0
/
+151
2020-07-10
target/avr: CPU class: Add GDB support
Michael Rolnik
1
-0
/
+4
2020-07-10
target/avr: CPU class: Add migration support
Michael Rolnik
1
-0
/
+1
2020-07-10
target/avr: CPU class: Add memory management support
Michael Rolnik
1
-0
/
+3
2020-07-10
target/avr: CPU class: Add interrupt handling support
Michael Rolnik
1
-0
/
+2
2020-07-10
target/avr: Introduce basic CPU class object
Michael Rolnik
1
-0
/
+207