index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
Age
Commit message (
Expand
)
Author
Files
Lines
2018-09-25
target/arm: Start AArch32 CPUs with EL2 but not EL3 in Hyp mode
Peter Maydell
1
-2
/
+12
2018-09-25
target/arm: Fix cpu_get_tb_cpu_state() for non-SVE CPUs
Richard Henderson
1
-21
/
+24
2018-08-24
target/arm: Remove a handful of stray tabs
Peter Maydell
2
-9
/
+9
2018-08-24
target/arm: Untabify iwmmxt_helper.c
Peter Maydell
1
-117
/
+117
2018-08-24
target/arm: Untabify translate.c
Peter Maydell
1
-61
/
+61
2018-08-24
target/arm: Clear CPSR.IL and CPSR.J on 32-bit exception entry
Peter Maydell
1
-0
/
+2
2018-08-24
target/arm: Implement support for taking exceptions to Hyp mode
Peter Maydell
1
-0
/
+82
2018-08-24
target/arm: Factor out code for taking an AArch32 exception
Peter Maydell
1
-23
/
+41
2018-08-24
target/arm: Implement AArch32 HCR and HCR2
Peter Maydell
1
-4
/
+50
2018-08-24
target/arm: Implement RAZ/WI HACTLR2
Peter Maydell
1
-0
/
+10
2018-08-24
target/arm: Use the float-to-int-scale softfloat routines
Richard Henderson
1
-48
/
+49
2018-08-24
target/arm: Use the int-to-float-scale softfloat routines
Richard Henderson
1
-24
/
+5
2018-08-23
fix "Missing break in switch" coverity reports
Paolo Bonzini
1
-0
/
+1
2018-08-20
target/arm: Implement AArch32 ERET instruction
Peter Maydell
1
-2
/
+29
2018-08-20
target/arm: Permit accesses to ELR_Hyp from Hyp mode via MSR/MRS (banked)
Peter Maydell
2
-14
/
+18
2018-08-20
target/arm: Implement ESR_EL2/HSR for AArch32 and no-EL2
Peter Maydell
1
-1
/
+5
2018-08-20
target/arm: Implement AArch32 Hyp FARs
Peter Maydell
1
-1
/
+13
2018-08-20
target/arm: Implement AArch32 HVBAR
Peter Maydell
1
-2
/
+2
2018-08-20
target/arm: Add missing .cp = 15 to HMAIR1 and HAMAIR1 regdefs
Peter Maydell
1
-4
/
+4
2018-08-20
target/arm: Correct typo in HAMAIR1 regdef name
Peter Maydell
1
-2
/
+2
2018-08-20
target/arm: Fix crash on conditional instruction in an IT block
Roman Kapl
1
-14
/
+21
2018-08-16
target/arm: Fix aa64 FCADD and FCMLA decode
Richard Henderson
1
-6
/
+6
2018-08-16
target/arm: Use FZ not FZ16 for SVE FCVT single-half and double-half
Richard Henderson
1
-2
/
+2
2018-08-16
target/arm: Use fp_status_fp16 for do_fmpa_zpzzz_h
Richard Henderson
1
-1
/
+1
2018-08-16
target/arm: Ignore float_flag_input_denormal from fp_status_f16
Richard Henderson
1
-1
/
+5
2018-08-16
target/arm: Adjust FPCR_MASK for FZ16
Richard Henderson
2
-1
/
+6
2018-08-16
target/arm: add "cortex-m0" CPU model
Stefan Hajnoczi
1
-0
/
+11
2018-08-16
target/arm: Add sve-max-vq cpu property to -cpu max
Richard Henderson
4
-5
/
+40
2018-08-16
target/arm: Dump SVE state if enabled
Richard Henderson
1
-11
/
+82
2018-08-16
target/arm: Reformat integer register dump
Richard Henderson
1
-7
/
+6
2018-08-16
target/arm: Fix offset scaling for LD_zprr and ST_zprr
Richard Henderson
1
-3
/
+2
2018-08-16
target/arm: Fix offset for LD1R instructions
Richard Henderson
1
-1
/
+2
2018-08-16
target/arm: Fix sign-extension in sve do_ldr/do_str
Richard Henderson
1
-10
/
+8
2018-08-16
target/arm: Fix typo in helper_sve_ld1hss_r
Richard Henderson
1
-1
/
+1
2018-08-14
target/arm: Fix typo in helper_sve_movz_d
Richard Henderson
1
-1
/
+1
2018-08-14
target/arm: Reorganize SVE WHILE
Richard Henderson
2
-22
/
+32
2018-08-14
target/arm: Fix typo in do_sat_addsub_64
Richard Henderson
1
-1
/
+1
2018-08-14
target/arm: Fix sign of sve_cmpeq_ppzw/sve_cmpne_ppzw
Richard Henderson
1
-6
/
+6
2018-08-14
target/arm: Implement tailchaining for M profile cores
Peter Maydell
1
-0
/
+16
2018-08-14
target/arm: Restore M-profile CONTROL.SPSEL before any tailchaining
Peter Maydell
1
-6
/
+10
2018-08-14
target/arm: Initialize exc_secure correctly in do_v7m_exception_exit()
Peter Maydell
1
-1
/
+1
2018-08-14
target/arm: Improve exception-taken logging
Peter Maydell
1
-6
/
+11
2018-08-14
target/arm: Treat SCTLR_EL1.M as if it were zero when HCR_EL2.TGE is set
Peter Maydell
1
-0
/
+8
2018-08-14
target/arm: Provide accessor functions for HCR_EL2.{IMO, FMO, AMO}
Peter Maydell
2
-9
/
+61
2018-08-14
target/arm: Honour HCR_EL2.TGE when raising synchronous exceptions
Peter Maydell
1
-0
/
+14
2018-08-14
target/arm: Honour HCR_EL2.TGE and MDCR_EL2.TDE in debug register access checks
Peter Maydell
1
-6
/
+12
2018-08-14
target/arm: Mask virtual interrupts if HCR_EL2.TGE is set
Peter Maydell
1
-2
/
+4
2018-08-14
target/arm: Allow execution from small regions
Peter Maydell
1
-23
/
+0
2018-08-14
arm: Add ARMv6-M programmer's model support
Julia Suvorova
2
-2
/
+15
2018-08-14
target/arm: Forbid unprivileged mode for M Baseline
Julia Suvorova
1
-4
/
+8
[next]