index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
Age
Commit message (
Expand
)
Author
Files
Lines
2019-02-01
target/arm: Always enable pac keys for user-only
Richard Henderson
2
-60
/
+3
2019-02-01
arm: Clarify the logic of set_pc()
Julia Suvorova
3
-19
/
+25
2019-02-01
target/arm: Enable API, APK bits in SCR, HCR
Richard Henderson
1
-0
/
+6
2019-02-01
target/arm: Add a timer to predict PMU counter overflow
Aaron Lindsay OS
3
-2
/
+92
2019-02-01
target/arm: Send interrupts on PMU counter overflow
Aaron Lindsay OS
1
-10
/
+51
2019-02-01
target/arm/translate-a64: Fix mishandling of size in FCMLA decode
Peter Maydell
1
-1
/
+1
2019-02-01
target/arm/translate-a64: Fix FCMLA decoding error
Peter Maydell
1
-1
/
+1
2019-02-01
target/arm/translate-a64: Don't underdecode SDOT and UDOT
Peter Maydell
1
-1
/
+1
2019-02-01
target/arm/translate-a64: Don't underdecode FP insns
Peter Maydell
1
-1
/
+21
2019-02-01
target/arm/translate-a64: Don't underdecode add/sub extended register
Peter Maydell
1
-1
/
+2
2019-02-01
target/arm/translate-a64: Don't underdecode SIMD ld/st single
Peter Maydell
1
-1
/
+10
2019-02-01
target/arm/translate-a64: Don't underdecode SIMD ld/st multiple
Peter Maydell
1
-1
/
+6
2019-02-01
target/arm/translate-a64: Don't underdecode PRFM
Peter Maydell
1
-1
/
+1
2019-02-01
target/arm/translate-a64: Don't underdecode system instructions
Peter Maydell
1
-1
/
+5
2019-01-29
target/arm: Don't clear supported PMU events when initializing PMCEID1
Aaron Lindsay OS
3
-19
/
+22
2019-01-29
target/arm: v8m: Ensure IDAU is respected if SAU is disabled
Thomas Roth
1
-9
/
+10
2019-01-29
target/arm: Fix validation of 32-bit address spaces for aa32
Richard Henderson
1
-7
/
+14
2019-01-21
target/arm: Implement PMSWINC
Aaron Lindsay
1
-2
/
+37
2019-01-21
target/arm: PMU: Set PMCR.N to 4
Aaron Lindsay
1
-5
/
+5
2019-01-21
target/arm: PMU: Add instruction and cycle events
Aaron Lindsay
1
-46
/
+44
2019-01-21
target/arm: Finish implementation of PM[X]EVCNTR and PM[X]EVTYPER
Aaron Lindsay
2
-17
/
+282
2019-01-21
target/arm: Add array for supported PMU events, generate PMCEID[01]_EL0
Aaron Lindsay
4
-11
/
+79
2019-01-21
target/arm: Make PMCEID[01]_EL0 64 bit registers, add PMCEID[23]
Aaron Lindsay
2
-4
/
+19
2019-01-21
target/arm: Define FIELDs for ID_DFR0
Aaron Lindsay
1
-0
/
+9
2019-01-21
target/arm: Implement PMOVSSET
Aaron Lindsay
1
-0
/
+28
2019-01-21
target/arm: Allow AArch32 access for PMCCFILTR
Aaron Lindsay
1
-1
/
+26
2019-01-21
target/arm: Filter cycle counter based on PMCCFILTR_EL0
Aaron Lindsay
3
-8
/
+101
2019-01-21
target/arm: Swap PMU values before/after migrations
Aaron Lindsay
2
-2
/
+28
2019-01-21
target/arm: Reorganize PMCCNTR accesses
Aaron Lindsay
2
-53
/
+98
2019-01-21
target/arm: Tidy TBI handling in gen_a64_set_pc
Richard Henderson
1
-43
/
+23
2019-01-21
target/arm: Enable PAuth for user-only
Richard Henderson
2
-0
/
+63
2019-01-21
target/arm: Enable PAuth for -cpu max
Richard Henderson
1
-0
/
+4
2019-01-21
target/arm: Add PAuth system registers
Richard Henderson
1
-0
/
+70
2019-01-21
target/arm: Implement pauth_computepac
Richard Henderson
1
-1
/
+241
2019-01-21
target/arm: Implement pauth_addpac
Richard Henderson
1
-1
/
+41
2019-01-21
target/arm: Implement pauth_auth
Richard Henderson
1
-1
/
+20
2019-01-21
target/arm: Implement pauth_strip
Richard Henderson
1
-1
/
+13
2019-01-21
target/arm: Reuse aa64_va_parameters for setting tbflags
Richard Henderson
2
-81
/
+24
2019-01-21
target/arm: Decode TBID from TCR
Richard Henderson
2
-3
/
+12
2019-01-21
target/arm: Add aa64_va_parameters_both
Richard Henderson
2
-5
/
+20
2019-01-21
target/arm: Export aa64_va_parameters to internals.h
Richard Henderson
2
-2
/
+19
2019-01-21
target/arm: Merge TBFLAG_AA_TB{0, 1} to TBII
Richard Henderson
4
-13
/
+11
2019-01-21
target/arm: Create ARMVAParameters and helpers
Richard Henderson
2
-128
/
+164
2019-01-21
target/arm: Introduce arm_stage1_mmu_idx
Richard Henderson
2
-0
/
+22
2019-01-21
target/arm: Introduce arm_mmu_idx
Richard Henderson
3
-12
/
+32
2019-01-21
target/arm: Move cpu_mmu_index out of line
Richard Henderson
2
-43
/
+49
2019-01-21
target/arm: Decode Load/store register (pac)
Richard Henderson
1
-0
/
+61
2019-01-21
target/arm: Decode PAuth within disas_uncond_b_reg
Richard Henderson
1
-1
/
+81
2019-01-21
target/arm: Rearrange decode in disas_uncond_b_reg
Richard Henderson
1
-11
/
+36
2019-01-21
target/arm: Add new_pc argument to helper_exception_return
Richard Henderson
3
-7
/
+12
[next]