index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
Age
Commit message (
Expand
)
Author
Files
Lines
2022-10-04
accel/tcg: Introduce tb_pc and log_pc
Richard Henderson
1
-2
/
+2
2022-10-04
hw/core: Add CPUClass.get_pc
Richard Henderson
1
-0
/
+13
2022-10-03
accel/tcg: Rename CPUIOTLBEntry to CPUTLBEntryFull
Richard Henderson
3
-10
/
+10
2022-09-29
target/arm: mark SP_EL1 with ARM_CP_EL3_NO_EL2_KEEP
Jerome Forissier
1
-1
/
+1
2022-09-29
target/arm: Rearrange cpu64.c so all the CPU initfns are together
Peter Maydell
1
-356
/
+356
2022-09-29
target/arm: Update SDCR_VALID_MASK to include SCCD
Peter Maydell
1
-1
/
+7
2022-09-29
target/arm: Make writes to MDCR_EL3 use PMU start/finish calls
Peter Maydell
1
-4
/
+14
2022-09-29
target/arm: Mark registers which call pmu_op_start() as ARM_CP_IO
Peter Maydell
1
-6
/
+6
2022-09-22
target/arm: Add is_secure parameter to get_phys_addr_pmsav5
Richard Henderson
1
-2
/
+2
2022-09-22
target/arm: Add secure parameter to get_phys_addr_pmsav7
Richard Henderson
1
-3
/
+2
2022-09-22
target/arm: Add is_secure parameter to pmsav7_use_background_region
Richard Henderson
1
-5
/
+5
2022-09-22
target/arm: Add secure parameter to get_phys_addr_pmsav8
Richard Henderson
1
-3
/
+2
2022-09-22
target/arm: Add is_secure parameter to get_phys_addr_v6
Richard Henderson
1
-6
/
+5
2022-09-22
target/arm: Add is_secure parameter to get_phys_addr_v5
Richard Henderson
1
-7
/
+7
2022-09-22
target/arm: Add secure parameter to pmsav8_mpu_lookup
Richard Henderson
3
-7
/
+6
2022-09-22
target/arm: Add is_secure parameter to v8m_security_lookup
Richard Henderson
3
-8
/
+12
2022-09-22
target/arm: Remove is_subpage argument to pmsav8_mpu_lookup
Richard Henderson
3
-15
/
+15
2022-09-22
target/arm: Use GetPhysAddrResult in pmsav8_mpu_lookup
Richard Henderson
3
-26
/
+21
2022-09-22
target/arm: Use GetPhysAddrResult in get_phys_addr_pmsav8
Richard Henderson
1
-14
/
+14
2022-09-22
target/arm: Use GetPhysAddrResult in get_phys_addr_pmsav7
Richard Henderson
1
-19
/
+17
2022-09-22
target/arm: Use GetPhysAddrResult in get_phys_addr_pmsav5
Richard Henderson
1
-12
/
+12
2022-09-22
target/arm: Use GetPhysAddrResult in get_phys_addr_v5
Richard Henderson
1
-14
/
+11
2022-09-22
target/arm: Use GetPhysAddrResult in get_phys_addr_v6
Richard Henderson
1
-16
/
+14
2022-09-22
target/arm: Use GetPhysAddrResult in get_phys_addr_lpae
Richard Henderson
1
-43
/
+26
2022-09-22
target/arm: Create GetPhysAddrResult
Richard Henderson
5
-125
/
+109
2022-09-22
target/arm: Fix alignment for VLD4.32
Clément Chigot
1
-1
/
+5
2022-09-17
Merge tag 'pull-semi-20220914' of https://gitlab.com/rth7680/qemu into staging
Stefan Hajnoczi
2
-23
/
+5
2022-09-14
target/arm: Report FEAT_PMUv3p5 for TCG '-cpu max'
Peter Maydell
2
-2
/
+2
2022-09-14
target/arm: Support 64-bit event counters for FEAT_PMUv3p5
Peter Maydell
3
-9
/
+57
2022-09-14
target/arm: Implement FEAT_PMUv3p5 cycle counter disable bits
Peter Maydell
2
-4
/
+37
2022-09-14
target/arm: Rename pmu_8_n feature test functions
Peter Maydell
2
-17
/
+17
2022-09-14
target/arm: Detect overflow when calculating next PMU interrupt
Peter Maydell
1
-8
/
+14
2022-09-14
target/arm: Honour MDCR_EL2.HPMD in Secure EL2
Peter Maydell
1
-10
/
+7
2022-09-14
target/arm: Ignore PMCR.D when PMCR.LC is set
Peter Maydell
1
-4
/
+13
2022-09-14
target/arm: Don't mishandle count when enabling or disabling PMU counters
Peter Maydell
1
-0
/
+45
2022-09-14
target/arm: Correct value returned by pmu_counter_mask()
Peter Maydell
1
-1
/
+1
2022-09-14
target/arm: Don't corrupt high half of PMOVSR when cycle counter overflows
Peter Maydell
1
-1
/
+1
2022-09-14
target/arm: Add missing space in comment
Peter Maydell
1
-1
/
+1
2022-09-14
target/arm: Advertise FEAT_ETS for '-cpu max'
Peter Maydell
2
-0
/
+5
2022-09-14
target/arm: Implement ID_DFR1
Peter Maydell
3
-2
/
+5
2022-09-14
target/arm: Implement ID_MMFR5
Peter Maydell
3
-2
/
+5
2022-09-14
target/arm: Sort KVM reads of AArch32 ID registers into encoding order
Peter Maydell
1
-2
/
+2
2022-09-14
target/arm: Make cpregs 0, c0, c{3-15}, {0-7} correctly RAZ in v8
Peter Maydell
1
-5
/
+60
2022-09-14
target/arm: Add cortex-a35
Hao Wu
1
-0
/
+80
2022-09-13
target/arm: Honour -semihosting-config userspace=on
Peter Maydell
2
-23
/
+5
2022-09-13
semihosting: Allow optional use of semihosting from userspace
Peter Maydell
2
-4
/
+4
2022-09-06
accel/tcg: Add pc and host_pc params to gen_intermediate_code
Richard Henderson
1
-2
/
+3
2022-08-12
target/arm: Don't report Statistical Profiling Extension in ID registers
Peter Maydell
1
-0
/
+11
2022-08-05
target/arm: display deprecation status in '-cpu help'
Daniel P. Berrangé
1
-1
/
+6
2022-08-01
Merge tag 'pull-target-arm-20220801' of https://git.linaro.org/people/pmaydel...
Richard Henderson
1
-23
/
+22
[next]