index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
translate-sve.c
Age
Commit message (
Expand
)
Author
Files
Lines
2018-06-29
target/arm: Implement SVE Contiguous Load, first-fault and no-fault
Richard Henderson
1
-0
/
+69
2018-06-29
target/arm: Implement SVE Memory Contiguous Load Group
Richard Henderson
1
-0
/
+121
2018-06-15
target/arm: Implement SVE Floating Point Arithmetic - Unpredicated Group
Richard Henderson
1
-0
/
+42
2018-06-15
target/arm: Implement SVE Integer Wide Immediate - Unpredicated Group
Richard Henderson
1
-0
/
+144
2018-06-15
target/arm: Implement FDUP/DUP
Richard Henderson
1
-0
/
+37
2018-06-15
target/arm: Implement SVE Integer Compare - Scalars Group
Richard Henderson
1
-0
/
+99
2018-06-15
target/arm: Implement SVE Predicate Count Group
Richard Henderson
1
-0
/
+133
2018-06-15
target/arm: Implement SVE Partition Break Group
Richard Henderson
1
-0
/
+106
2018-06-15
target/arm: Implement SVE Integer Compare - Immediate Group
Richard Henderson
1
-0
/
+66
2018-06-15
target/arm: Implement SVE Integer Compare - Vectors Group
Richard Henderson
1
-0
/
+91
2018-06-15
target/arm: Implement SVE Select Vectors Group
Richard Henderson
1
-0
/
+2
2018-06-15
target/arm: Implement SVE vector splice (predicated)
Richard Henderson
1
-0
/
+13
2018-06-15
target/arm: Implement SVE reverse within elements
Richard Henderson
1
-0
/
+38
2018-06-15
target/arm: Implement SVE copy to vector (predicated)
Richard Henderson
1
-0
/
+19
2018-06-15
target/arm: Implement SVE conditionally broadcast/extract element
Richard Henderson
1
-0
/
+328
2018-06-15
target/arm: Implement SVE compress active elements
Richard Henderson
1
-0
/
+12
2018-06-15
target/arm: Implement SVE Permute - Interleaving Group
Richard Henderson
1
-0
/
+75
2018-06-15
target/arm: Implement SVE Permute - Predicates Group
Richard Henderson
1
-0
/
+120
2018-06-15
target/arm: Implement SVE Permute - Unpredicated Group
Richard Henderson
1
-0
/
+133
2018-05-18
target/arm: Implement SVE Permute - Extract Group
Richard Henderson
1
-0
/
+34
2018-05-18
target/arm: Implement SVE Integer Wide Immediate - Predicated Group
Richard Henderson
1
-0
/
+88
2018-05-18
target/arm: Implement SVE Bitwise Immediate Group
Richard Henderson
1
-0
/
+49
2018-05-18
target/arm: Implement SVE Element Count Group
Richard Henderson
1
-0
/
+288
2018-05-18
target/arm: Implement SVE floating-point trig select coefficient
Richard Henderson
1
-0
/
+21
2018-05-18
target/arm: Implement SVE floating-point exponential accelerator
Richard Henderson
1
-0
/
+24
2018-05-18
target/arm: Implement SVE Compute Vector Address Group
Richard Henderson
1
-0
/
+36
2018-05-18
target/arm: Implement SVE Bitwise Shift - Unpredicated Group
Richard Henderson
1
-0
/
+85
2018-05-18
target/arm: Implement SVE Stack Allocation Group
Richard Henderson
1
-0
/
+27
2018-05-18
target/arm: Implement SVE Index Generation Group
Richard Henderson
1
-0
/
+79
2018-05-18
target/arm: Implement SVE Integer Arithmetic - Unpredicated Group
Richard Henderson
1
-0
/
+34
2018-05-18
target/arm: Implement SVE Integer Multiply-Add Group
Richard Henderson
1
-0
/
+34
2018-05-18
target/arm: Implement SVE Integer Arithmetic - Unary Predicated Group
Richard Henderson
1
-0
/
+113
2018-05-18
target/arm: Implement SVE bitwise shift by wide elements (predicated)
Richard Henderson
1
-0
/
+24
2018-05-18
target/arm: Implement SVE bitwise shift by vector (predicated)
Richard Henderson
1
-0
/
+4
2018-05-18
target/arm: Implement SVE bitwise shift by immediate (predicated)
Richard Henderson
1
-0
/
+130
2018-05-18
target/arm: Implement SVE Integer Reduction Group
Richard Henderson
1
-0
/
+68
2018-05-18
target/arm: Implement SVE Integer Binary Arithmetic - Predicated Group
Richard Henderson
1
-0
/
+68
2018-05-18
target/arm: Implement SVE Predicate Misc Group
Richard Henderson
1
-0
/
+209
2018-05-18
target/arm: Implement SVE Predicate Logical Operations Group
Richard Henderson
1
-0
/
+361
2018-05-18
target/arm: Implement SVE predicate test
Richard Henderson
1
-0
/
+65
2018-05-18
target/arm: Implement SVE load vector/predicate
Richard Henderson
1
-0
/
+127
2018-05-18
target/arm: Implement SVE Bitwise Logical - Unpredicated Group
Richard Henderson
1
-8
/
+47
2018-05-18
target/arm: Add SVE decode skeleton
Richard Henderson
1
-0
/
+63
[prev]