index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
translate-sve.c
Age
Commit message (
Expand
)
Author
Files
Lines
2022-03-18
target/arm: Fix sve2 ldnt1 and stnt1
Richard Henderson
1
-2
/
+49
2022-01-08
exec/memop: Adding signedness to quad definitions
Frédéric Pétrot
1
-5
/
+5
2021-11-02
target/arm: Use tcg_constant_i64() in do_sat_addsub_64()
Philippe Mathieu-Daudé
1
-9
/
+8
2021-07-18
target/arm: Remove duplicate 'plus1' function from Neon and SVE decode
Peter Maydell
1
-5
/
+0
2021-07-09
tcg: Avoid including 'trace-tcg.h' in target translate.c
Philippe Mathieu-Daudé
1
-1
/
+0
2021-06-03
target/arm: Implement bfloat widening fma (indexed)
Richard Henderson
1
-0
/
+30
2021-06-03
target/arm: Implement bfloat widening fma (vector)
Richard Henderson
1
-0
/
+30
2021-06-03
target/arm: Implement bfloat16 matrix multiply accumulate
Richard Henderson
1
-0
/
+12
2021-06-03
target/arm: Implement bfloat16 dot product (indexed)
Richard Henderson
1
-0
/
+12
2021-06-03
target/arm: Implement bfloat16 dot product (vector)
Richard Henderson
1
-0
/
+12
2021-06-03
target/arm: Implement vector float32 to bfloat16 conversion
Richard Henderson
1
-0
/
+16
2021-05-25
target/arm: Implement integer matrix multiply accumulate
Richard Henderson
1
-0
/
+27
2021-05-25
target/arm: Implement SVE2 fp multiply-add long
Stephen Long
1
-0
/
+75
2021-05-25
target/arm: Implement SVE2 bitwise shift immediate
Stephen Long
1
-0
/
+60
2021-05-25
target/arm: Implement 128-bit ZIP, UZP, TRN
Richard Henderson
1
-0
/
+58
2021-05-25
target/arm: Implement SVE2 LD1RO
Richard Henderson
1
-0
/
+93
2021-05-25
target/arm: Tidy do_ldrq
Richard Henderson
1
-9
/
+4
2021-05-25
target/arm: Share table of sve load functions
Richard Henderson
1
-128
/
+126
2021-05-25
target/arm: Implement SVE2 FLOGB
Stephen Long
1
-0
/
+24
2021-05-25
target/arm: Implement SVE2 FCVTXNT, FCVTX
Stephen Long
1
-10
/
+39
2021-05-25
target/arm: Implement SVE2 FCVTLT
Stephen Long
1
-0
/
+16
2021-05-25
target/arm: Implement SVE2 FCVTNT
Richard Henderson
1
-0
/
+16
2021-05-25
target/arm: Implement SVE2 TBL, TBX
Stephen Long
1
-0
/
+33
2021-05-25
target/arm: Implement SVE2 crypto constructive binary operations
Richard Henderson
1
-0
/
+16
2021-05-25
target/arm: Implement SVE2 crypto destructive binary operations
Richard Henderson
1
-0
/
+38
2021-05-25
target/arm: Implement SVE2 crypto unary operations
Richard Henderson
1
-0
/
+11
2021-05-25
target/arm: Implement SVE mixed sign dot product
Richard Henderson
1
-0
/
+16
2021-05-25
target/arm: Implement SVE mixed sign dot product (indexed)
Richard Henderson
1
-0
/
+16
2021-05-25
target/arm: Implement SVE2 complex integer dot product
Richard Henderson
1
-0
/
+17
2021-05-25
target/arm: Implement SVE2 complex integer multiply-add (indexed)
Richard Henderson
1
-0
/
+15
2021-05-25
target/arm: Implement SVE2 integer multiply long (indexed)
Richard Henderson
1
-0
/
+10
2021-05-25
target/arm: Implement SVE2 multiply-add long (indexed)
Richard Henderson
1
-0
/
+20
2021-05-25
target/arm: Implement SVE2 saturating multiply high (indexed)
Richard Henderson
1
-0
/
+8
2021-05-25
target/arm: Implement SVE2 signed saturating doubling multiply high
Richard Henderson
1
-0
/
+18
2021-05-25
target/arm: Implement SVE2 saturating multiply (indexed)
Richard Henderson
1
-0
/
+14
2021-05-25
target/arm: Implement SVE2 saturating multiply-add (indexed)
Richard Henderson
1
-0
/
+19
2021-05-25
target/arm: Implement SVE2 saturating multiply-add high (indexed)
Richard Henderson
1
-0
/
+8
2021-05-25
target/arm: Implement SVE2 integer multiply-add (indexed)
Richard Henderson
1
-0
/
+31
2021-05-25
target/arm: Implement SVE2 integer multiply (indexed)
Richard Henderson
1
-0
/
+30
2021-05-25
target/arm: Split out formats for 3 vectors + 1 index
Richard Henderson
1
-10
/
+28
2021-05-25
target/arm: Pass separate addend to FCMLA helpers
Richard Henderson
1
-2
/
+3
2021-05-25
target/arm: Pass separate addend to {U, S}DOT helpers
Richard Henderson
1
-6
/
+7
2021-05-25
target/arm: Implement SVE2 SPLICE, EXT
Stephen Long
1
-5
/
+30
2021-05-25
target/arm: Implement SVE2 FMMLA
Stephen Long
1
-0
/
+34
2021-05-25
target/arm: Implement SVE2 gather load insns
Stephen Long
1
-0
/
+8
2021-05-25
target/arm: Implement SVE2 scatter store insns
Stephen Long
1
-0
/
+8
2021-05-25
target/arm: Implement SVE2 XAR
Richard Henderson
1
-0
/
+104
2021-05-25
target/arm: Implement SVE2 HISTCNT, HISTSEG
Stephen Long
1
-0
/
+19
2021-05-25
target/arm: Implement SVE2 RSUBHNB, RSUBHNT
Stephen Long
1
-0
/
+2
2021-05-25
target/arm: Implement SVE2 SUBHNB, SUBHNT
Stephen Long
1
-0
/
+3
[next]