aboutsummaryrefslogtreecommitdiff
path: root/target/arm/translate-a64.c
AgeCommit message (Expand)AuthorFilesLines
2021-10-15target/arm: Drop checks for singlestep_enabledRichard Henderson1-8/+2
2021-10-05tcg: Expand MO_SIZE to 3 bitsRichard Henderson1-1/+1
2021-09-14accel/tcg: Add DisasContextBase argument to translator_ld*Ilya Leoshkevich1-1/+1
2021-09-13target/arm: Merge disas_a64_insn into aarch64_tr_translate_insnRichard Henderson1-115/+109
2021-09-13target/arm: Take an exception if PSTATE.IL is setPeter Maydell1-0/+11
2021-07-21accel/tcg: Remove TranslatorOps.breakpoint_checkRichard Henderson1-25/+0
2021-07-09target/arm: Use translator_use_goto_tb for aarch64Richard Henderson1-20/+5
2021-07-09tcg: Avoid including 'trace-tcg.h' in target translate.cPhilippe Mathieu-Daudé1-1/+0
2021-07-02target/arm: Use dup_const() instead of bitfield_replicate()Peter Maydell1-1/+1
2021-07-02target/arm: Use asimd_imm_const for A64 decodePeter Maydell1-79/+7
2021-06-29target/arm: Improve vector REVRichard Henderson1-4/+2
2021-06-29target/arm: Improve REV32Richard Henderson1-13/+4
2021-06-29tcg: Add flags argument to tcg_gen_bswap16_*, tcg_gen_bswap32_i64Richard Henderson1-5/+7
2021-06-15target/arm: Diagnose UNALLOCATED in disas_simd_three_reg_same_fp16Richard Henderson1-30/+48
2021-06-15target/arm: Remove fprintf from disas_simd_mod_immRichard Henderson1-1/+0
2021-06-15target/arm: Diagnose UNALLOCATED in disas_simd_two_reg_misc_fp16Richard Henderson1-2/+2
2021-06-03target/arm: Implement bfloat widening fma (indexed)Richard Henderson1-1/+14
2021-06-03target/arm: Implement bfloat widening fma (vector)Richard Henderson1-4/+9
2021-06-03target/arm: Implement bfloat16 matrix multiply accumulateRichard Henderson1-0/+10
2021-06-03target/arm: Implement bfloat16 dot product (indexed)Richard Henderson1-9/+32
2021-06-03target/arm: Implement bfloat16 dot product (vector)Richard Henderson1-0/+20
2021-06-03target/arm: Implement vector float32 to bfloat16 conversionRichard Henderson1-0/+17
2021-06-03target/arm: Implement scalar float32 to bfloat16 conversionRichard Henderson1-0/+19
2021-06-03target/arm: Unify unallocated path in disas_fp_1srcRichard Henderson1-9/+6
2021-06-03target/arm: Mark LDS{MIN,MAX} as signed operationsRichard Henderson1-3/+10
2021-05-25target/arm: Implement integer matrix multiply accumulateRichard Henderson1-0/+18
2021-05-25target/arm: Implement aarch64 SUDOT, USDOTRichard Henderson1-0/+25
2021-05-25target/arm: Pass separate addend to FCMLA helpersRichard Henderson1-5/+23
2021-05-25target/arm: Pass separate addend to {U, S}DOT helpersRichard Henderson1-2/+13
2021-05-25target/arm: Implement SVE2 XARRichard Henderson1-21/+4
2021-05-10target/arm: Share unallocated_encoding() and gen_exception_insn()Peter Maydell1-15/+0
2021-04-30target/arm: Enforce alignment for aa64 vector LDn/STn (single)Richard Henderson1-4/+5
2021-04-30target/arm: Enforce alignment for aa64 vector LDn/STn (multiple)Richard Henderson1-4/+11
2021-04-30target/arm: Use MemOp for size + endian in aa64 vector ld/stRichard Henderson1-10/+10
2021-04-30target/arm: Enforce alignment for aa64 load-acq/store-relRichard Henderson1-9/+14
2021-04-30target/arm: Use finalize_memop for aa64 fpr load/storeRichard Henderson1-16/+26
2021-04-30target/arm: Use finalize_memop for aa64 gpr load/storeRichard Henderson1-45/+33
2021-04-30target/arm: Add ALIGN_MEM to TBFLAG_ANYRichard Henderson1-0/+1
2021-04-30target/arm: Introduce CPUARMTBFlagsRichard Henderson1-1/+1
2021-04-30target/arm: Add wrapper macros for accessing tbflagsRichard Henderson1-18/+18
2021-04-30target/arm: Rename TBFLAG_ANY, PSTATE_SSRichard Henderson1-1/+1
2021-04-30target/arm: Remove log2_esize parameter to gen_mte_checkNRichard Henderson1-8/+7
2021-04-30target/arm: Merge mte_check1, mte_checkNRichard Henderson1-2/+2
2021-04-30target/arm: Replace MTEDESC ESIZE+TSIZE with SIZEM1Richard Henderson1-3/+2
2021-03-10semihosting: Move include/hw/semihosting/ -> include/semihosting/Philippe Mathieu-Daudé1-1/+1
2021-03-05target/arm: Speed up aarch64 TBL/TBXRichard Henderson1-51/+7
2021-03-05target/arm: Add support for FEAT_SSBS, Speculative Store Bypass SafeRebecca Cran1-0/+12
2021-02-16target/arm: Improve gen_top_byte_ignoreRichard Henderson1-11/+14
2021-02-11target/arm: Add support for FEAT_DIT, Data Independent TimingRebecca Cran1-0/+12
2021-01-19target/arm: add MMU stage 1 for Secure EL2Rémi Denis-Courmont1-0/+4