| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2022-07-11 | target/arm: Implement SME integer outer product | Richard Henderson | 1 | -0/+10 |
| 2022-07-11 | target/arm: Implement FMOPA, FMOPS (widening) | Richard Henderson | 1 | -0/+1 |
| 2022-07-11 | target/arm: Implement BFMOPA, BFMOPS | Richard Henderson | 1 | -0/+2 |
| 2022-07-11 | target/arm: Implement FMOPA, FMOPS (non-widening) | Richard Henderson | 1 | -0/+9 |
| 2022-07-11 | target/arm: Implement SME ADDHA, ADDVA | Richard Henderson | 1 | -0/+11 |
| 2022-07-11 | target/arm: Implement SME LDR, STR | Richard Henderson | 1 | -0/+7 |
| 2022-07-11 | target/arm: Implement SME LD1, ST1 | Richard Henderson | 1 | -0/+9 |
| 2022-07-11 | target/arm: Implement SME MOVA | Richard Henderson | 1 | -0/+15 |
| 2022-07-11 | target/arm: Implement SME ZERO | Richard Henderson | 1 | -0/+4 |
| 2022-07-11 | target/arm: Add infrastructure for disas_sme | Richard Henderson | 1 | -0/+20 |
 |
index : riscv-gnu-toolchain/qemu.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |