index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
mve.decode
Age
Commit message (
Expand
)
Author
Files
Lines
2021-09-01
target/arm: Implement MVE VRINT insns
Peter Maydell
1
-0
/
+7
2021-09-01
target/arm: Implement MVE VCVT between single and half precision
Peter Maydell
1
-0
/
+8
2021-09-01
target/arm: Implement MVE VCVT with specified rounding mode
Peter Maydell
1
-0
/
+10
2021-09-01
target/arm: Implement MVE VCVT between fp and integer
Peter Maydell
1
-0
/
+7
2021-09-01
target/arm: Implement MVE VCVT between floating and fixed point
Peter Maydell
1
-0
/
+19
2021-09-01
target/arm: Implement MVE fp scalar comparisons
Peter Maydell
1
-12
/
+49
2021-09-01
target/arm: Implement MVE fp vector comparisons
Peter Maydell
1
-6
/
+33
2021-09-01
target/arm: Implement MVE FP max/min across vector
Peter Maydell
1
-6
/
+26
2021-09-01
target/arm: Implement MVE fp-with-scalar VFMA, VFMAS
Peter Maydell
1
-3
/
+11
2021-09-01
target/arm: Implement MVE scalar fp insns
Peter Maydell
1
-6
/
+21
2021-09-01
target/arm: Implement MVE VMAXNMA and VMINNMA
Peter Maydell
1
-0
/
+11
2021-09-01
target/arm: Implement MVE VCMUL and VCMLA
Peter Maydell
1
-8
/
+27
2021-09-01
target/arm: Implement MVE VFMA and VFMS
Peter Maydell
1
-0
/
+3
2021-09-01
target/arm: Implement MVE VCADD
Peter Maydell
1
-0
/
+8
2021-09-01
target/arm: Implement MVE VSUB, VMUL, VABD, VMAXNM, VMINNM
Peter Maydell
1
-0
/
+6
2021-09-01
target/arm: Implement MVE VADD (floating-point)
Peter Maydell
1
-0
/
+10
2021-08-25
target/arm: Implement MVE interleaving loads/stores
Peter Maydell
1
-0
/
+11
2021-08-25
target/arm: Implement MVE scatter-gather immediate forms
Peter Maydell
1
-0
/
+10
2021-08-25
target/arm: Implement MVE scatter-gather insns
Peter Maydell
1
-0
/
+12
2021-08-25
target/arm: Implement MVE VPNOT
Peter Maydell
1
-0
/
+1
2021-08-25
target/arm: Implement MVE VMOV to/from 2 general-purpose registers
Peter Maydell
1
-0
/
+4
2021-08-25
target/arm: Implement MVE VMAXA, VMINA
Peter Maydell
1
-0
/
+4
2021-08-25
target/arm: Implement MVE VQABS, VQNEG
Peter Maydell
1
-0
/
+3
2021-08-25
target/arm: Implement MVE saturating doubling multiply accumulates
Peter Maydell
1
-0
/
+5
2021-08-25
target/arm: Implement MVE VMLA
Peter Maydell
1
-0
/
+1
2021-08-25
target/arm: Implement MVE VMLADAV and VMLSLDAV
Peter Maydell
1
-5
/
+28
2021-08-25
target/arm: Implement MVE narrowing moves
Peter Maydell
1
-0
/
+12
2021-08-25
target/arm: Implement MVE VABAV
Peter Maydell
1
-0
/
+6
2021-08-25
target/arm: Implement MVE integer min/max across vector
Peter Maydell
1
-2
/
+16
2021-08-25
target/arm: Move 'x' and 'a' bit definitions into vmlaldav formats
Peter Maydell
1
-8
/
+8
2021-08-25
target/arm: Implement MVE shift-by-scalar
Peter Maydell
1
-3
/
+20
2021-08-25
target/arm: Implement MVE VMLAS
Peter Maydell
1
-0
/
+3
2021-08-25
target/arm: Implement MVE VPSEL
Peter Maydell
1
-2
/
+5
2021-08-25
target/arm: Implement MVE integer vector-vs-scalar comparisons
Peter Maydell
1
-3
/
+15
2021-08-25
target/arm: Implement MVE integer vector comparisons
Peter Maydell
1
-1
/
+17
2021-08-25
target/arm: Implement MVE incrementing/decrementing dup insns
Peter Maydell
1
-0
/
+25
2021-08-25
target/arm: Implement MVE VMULL (polynomial)
Peter Maydell
1
-4
/
+10
2021-08-25
target/arm: Note that we handle VMOVL as a special case of VSHLL
Peter Maydell
1
-0
/
+2
2021-07-02
target/arm: Implement MVE VADDLV
Peter Maydell
1
-1
/
+5
2021-07-02
target/arm: Implement MVE VSHLC
Peter Maydell
1
-0
/
+2
2021-07-02
target/arm: Implement MVE saturating narrowing shifts
Peter Maydell
1
-0
/
+28
2021-07-02
target/arm: Implement MVE VSHRN, VRSHRN
Peter Maydell
1
-0
/
+11
2021-07-02
target/arm: Implement MVE VSRI, VSLI
Peter Maydell
1
-0
/
+9
2021-07-02
target/arm: Implement MVE VSHLL
Peter Maydell
1
-4
/
+49
2021-07-02
target/arm: Implement MVE vector shift right by immediate insns
Peter Maydell
1
-0
/
+28
2021-07-02
target/arm: Implement MVE vector shift left by immediate insns
Peter Maydell
1
-0
/
+23
2021-07-02
target/arm: Implement MVE logical immediate insns
Peter Maydell
1
-0
/
+17
2021-06-24
target/arm: Implement MVE VADDV
Peter Maydell
1
-0
/
+2
2021-06-24
target/arm: Implement MVE VHCADD
Peter Maydell
1
-2
/
+6
2021-06-24
target/arm: Implement MVE VCADD
Peter Maydell
1
-2
/
+7
[next]