index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
m_helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2021-10-13
target/arm: Use cpu_*_mmu instead of helper_*_mmu
Richard Henderson
1
-3
/
+3
2021-10-05
tcg: Rename TCGMemOpIdx to MemOpIdx
Richard Henderson
1
-1
/
+1
2021-08-25
target/arm: Implement M-profile trapping on division by zero
Peter Maydell
1
-0
/
+4
2021-07-27
target/arm: Report M-profile alignment faults correctly to the guest
Peter Maydell
1
-0
/
+8
2021-07-27
target/arm: Add missing 'return's after calling v7m_exception_taken()
Peter Maydell
1
-0
/
+2
2021-07-27
target/arm: Enforce that M-profile SP low 2 bits are always zero
Peter Maydell
1
-6
/
+8
2021-06-16
target/arm: Handle VPR semantics in existing code
Peter Maydell
1
-8
/
+46
2021-06-03
target/arm: use raise_exception_ra for stack limit exception
Jamie Iles
1
-4
/
+1
2021-05-25
target/arm: Use correct SP in M-profile exception return
Peter Maydell
1
-1
/
+2
2021-03-10
semihosting: Move include/hw/semihosting/ -> include/semihosting/
Philippe Mathieu-Daudé
1
-2
/
+2
2021-01-19
target/arm/m_helper: Silence GCC 10 maybe-uninitialized error
Philippe Mathieu-Daudé
1
-1
/
+1
2021-01-18
semihosting: Change common-semi API to be architecture-independent
Keith Packard
1
-1
/
+6
2020-12-10
target/arm: Implement CCR_S.TRD behaviour for SG insns
Peter Maydell
1
-0
/
+86
2020-12-10
target/arm: Implement new v8.1M NOCP check for exception return
Peter Maydell
1
-1
/
+21
2020-12-10
target/arm: In v8.1M, don't set HFSR.FORCED on vector table fetch failures
Peter Maydell
1
-1
/
+5
2020-12-10
target/arm: For v8.1M, always clear R0-R3, R12, APSR, EPSR on exception entry
Peter Maydell
1
-4
/
+12
2020-11-02
target/arm: Get correct MMU index for other-security-state
Peter Maydell
1
-1
/
+2
2020-06-26
target/arm: Always pass cacheattr to get_phys_addr
Richard Henderson
1
-4
/
+7
2020-02-28
target/arm: Add isar_feature_aa32_vfp_simd
Richard Henderson
1
-5
/
+6
2020-01-09
target/arm: only update pc after semihosting completes
Alex Bennée
1
-0
/
+1
2019-11-26
target/arm: Fix handling of cortex-m FTYPE flag in EXCRET
Jean-Hugues Deschênes
1
-4
/
+3
2019-11-19
target/arm: Support EL0 v7m msr/mrs for CONFIG_USER_ONLY
Richard Henderson
1
-43
/
+71
2019-10-24
target/arm: Rebuild hflags for M-profile
Richard Henderson
1
-0
/
+6
2019-09-27
target/arm: handle M-profile semihosting at translate time
Alex Bennée
1
-12
/
+6
2019-08-16
Clean up inclusion of sysemu/sysemu.h
Markus Armbruster
1
-1
/
+0
2019-08-16
Include qemu/main-loop.h less
Markus Armbruster
1
-0
/
+2
2019-07-15
target/arm: NS BusFault on vector table fetch escalates to NS HardFault
Peter Maydell
1
-4
/
+17
2019-07-04
target/arm: Use _ra versions of cpu_stl_data() in v7M helpers
Peter Maydell
1
-9
/
+12
2019-07-04
target/arm/helper: Move M profile routines to m_helper.c
Philippe Mathieu-Daudé
1
-0
/
+2676