index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2017-09-04
target/arm: Create and use new function arm_v7m_is_handler_mode()
Peter Maydell
1
-4
/
+4
2017-09-04
target/arm: Don't calculate lr in arm_v7m_cpu_do_interrupt() until needed
Peter Maydell
1
-7
/
+8
2017-09-04
target/arm: Don't store M profile PRIMASK and FAULTMASK in daif
Peter Maydell
1
-13
/
+5
2017-09-04
target/arm: Define and use XPSR bit masks
Peter Maydell
1
-7
/
+8
2017-09-04
target/arm: Fix outdated comment about exception exit
Peter Maydell
1
-1
/
+1
2017-09-04
target/arm: Consolidate PMSA handling in get_phys_addr()
Peter Maydell
1
-16
/
+22
2017-09-04
target/arm: Use MMUAccessType enum rather than int
Peter Maydell
1
-15
/
+15
2017-09-01
arm: replace cpu_arm_init() with cpu_generic_init()
Igor Mammedov
1
-5
/
+0
2017-07-31
target/arm: Move PMSAv7 reset into arm_cpu_reset() so M profile MPUs get reset
Peter Maydell
1
-16
/
+12
2017-07-31
target/arm: Rename cp15.c6_rgnr to pmsav7.rnr
Peter Maydell
1
-3
/
+3
2017-07-31
target/arm: Don't allow guest to make System space executable for M profile
Peter Maydell
1
-1
/
+15
2017-07-31
target/arm: Don't do MPU lookups for addresses in M profile PPB region
Peter Maydell
1
-1
/
+16
2017-07-31
target/arm: Correct MPU trace handling of write vs execute
Peter Maydell
1
-2
/
+2
2017-07-11
target-arm: v7M: ignore writes to CONTROL.SPSEL from Thread mode
Peter Maydell
1
-3
/
+10
2017-06-02
arm: Implement HFNMIENA support for M profile MPU
Peter Maydell
1
-1
/
+17
2017-06-02
arm: add MPU support to M profile CPUs
Michael Davidsaver
1
-1
/
+24
2017-06-02
armv7m: Classify faults as MemManage or BusFault
Michael Davidsaver
1
-3
/
+42
2017-06-02
armv7m: Implement M profile default memory map
Michael Davidsaver
1
-9
/
+32
2017-06-02
armv7m: Improve "-d mmu" tracing for PMSAv7 MPU
Michael Davidsaver
1
-12
/
+27
2017-06-02
arm: Remove unnecessary check on cpu->pmsav7_dregion
Peter Maydell
1
-2
/
+1
2017-06-02
arm: Don't let no-MPU PMSA cores write to SCTLR.M
Peter Maydell
1
-0
/
+5
2017-06-02
arm: Clean up handling of no-MPU PMSA CPUs
Peter Maydell
1
-6
/
+6
2017-06-02
arm: Use different ARMMMUIdx values for M profile
Peter Maydell
1
-0
/
+5
2017-06-02
arm: Add support for M profile CPUs having different MMU index semantics
Peter Maydell
1
-72
/
+79
2017-04-20
arm: Move excnames[] array into arm_log_exceptions()
Peter Maydell
1
-0
/
+19
2017-03-20
arm: Fix APSR writes via M profile MSR
Peter Maydell
1
-4
/
+22
2017-03-14
target/arm: implement armv8 PMUSERENR (user-mode enable bits)
Andrew Baumann
1
-8
/
+71
2017-03-09
target/arm/helper: make it clear the EC field is also in hex
Alex Bennée
1
-1
/
+1
2017-02-28
armv7m: Raise correct kind of UsageFault for attempts to execute ARM code
Peter Maydell
1
-0
/
+4
2017-02-28
armv7m: Check exception return consistency
Peter Maydell
1
-11
/
+101
2017-02-28
armv7m: Extract "exception taken" code into functions
Peter Maydell
1
-50
/
+68
2017-02-28
armv7m: Simpler and faster exception start
Michael Davidsaver
1
-6
/
+9
2017-02-28
armv7m: Remove unused armv7m_nvic_acknowledge_irq() return value
Peter Maydell
1
-1
/
+1
2017-02-28
armv7m: Escalate exceptions to HardFault if necessary
Michael Davidsaver
1
-2
/
+0
2017-02-24
target-arm: ensure all cross vCPUs TLB flushes complete
Alex Bennée
1
-96
/
+69
2017-02-24
cputlb and arm/sparc targets: convert mmuidx flushes from varg to bitmap
Alex Bennée
1
-44
/
+72
2017-02-24
tcg: drop global lock during TCG code execution
Jan Kiszka
1
-0
/
+6
2017-02-10
target-arm: Enable vPMU support under TCG mode
Wei Huang
1
-6
/
+1
2017-02-10
target-arm: Add support for PMU register PMINTENSET_EL1
Wei Huang
1
-1
/
+9
2017-02-10
target-arm: Add support for AArch64 PMU register PMXEVTYPER_EL0
Wei Huang
1
-5
/
+25
2017-02-10
target-arm: Add support for PMU register PMSELR_EL0
Wei Huang
1
-6
/
+21
2017-01-27
armv7m: Report no-coprocessor faults correctly
Peter Maydell
1
-0
/
+4
2017-01-27
armv7m: set CFSR.UNDEFINSTR on undefined instructions
Michael Davidsaver
1
-0
/
+1
2017-01-27
armv7m: honour CCR.STACKALIGN on exception entry
Michael Davidsaver
1
-4
/
+2
2017-01-27
target/arm: Drop IS_M() macro
Peter Maydell
1
-1
/
+1
2017-01-27
armv7m: Clear FAULTMASK on return from non-NMI exceptions
Michael Davidsaver
1
-1
/
+6
2017-01-27
armv7m: Fix reads of CONTROL register bit 1
Michael Davidsaver
1
-12
/
+23
2017-01-27
armv7m: Explicit error for bad vector table
Michael Davidsaver
1
-1
/
+25
2017-01-27
armv7m: MRS/MSR: handle unprivileged access
Michael Davidsaver
1
-42
/
+37
2017-01-20
target/arm: Implement DBGVCR32_EL2 system register
Peter Maydell
1
-0
/
+7
[next]