index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
cpu.h
Age
Commit message (
Expand
)
Author
Files
Lines
2022-06-08
target/arm: Add ID_AA64SMFR0_EL1
Richard Henderson
1
-0
/
+25
2022-06-08
target/arm: Add isar_feature_aa64_sme
Richard Henderson
1
-0
/
+5
2022-06-08
target/arm: Rename sve_zcr_len_for_el to sve_vqm1_for_el
Richard Henderson
1
-1
/
+10
2022-06-08
target/arm: Use uint32_t instead of bitmap for sve vq's
Richard Henderson
1
-3
/
+3
2022-06-08
linux-user/aarch64: Introduce sve_vq
Richard Henderson
1
-0
/
+11
2022-06-08
target/arm: Rename TBFLAG_A64 ZCR_LEN to VL
Richard Henderson
1
-1
/
+2
2022-06-08
target/arm: Implement FEAT_DoubleFault
Peter Maydell
1
-0
/
+5
2022-05-19
target/arm: Use FIELD definitions for CPACR, CPTR_ELx
Richard Henderson
1
-5
/
+39
2022-05-19
target/arm: Enable FEAT_HCX for -cpu max
Richard Henderson
1
-0
/
+20
2022-05-19
target/arm: Make number of counters in PMCR follow the CPU
Peter Maydell
1
-0
/
+1
2022-05-19
hw/intc/arm_gicv3: Use correct number of priority bits for the CPU
Peter Maydell
1
-0
/
+1
2022-05-19
target/arm: Implement FEAT_IDST
Peter Maydell
1
-0
/
+5
2022-05-19
target/arm: Implement FEAT_S2FWB
Peter Maydell
1
-0
/
+5
2022-05-09
target/arm: Enable FEAT_CSV2_2 for -cpu max
Richard Henderson
1
-0
/
+16
2022-05-09
target/arm: Implement virtual SError exceptions
Richard Henderson
1
-0
/
+2
2022-05-09
target/arm: Add minimal RAS registers
Richard Henderson
1
-0
/
+5
2022-05-05
target/arm: Add isar_feature_{aa64,any}_ras
Richard Henderson
1
-0
/
+10
2022-05-05
target/arm: Add isar predicates for FEAT_Debugv8p2
Richard Henderson
1
-0
/
+15
2022-05-05
target/arm: Split out cpregs.h
Richard Henderson
1
-368
/
+0
2022-04-22
target/arm: Remove fpexc32_access
Richard Henderson
1
-5
/
+0
2022-04-22
target/arm: Change CPUArchState.thumb to bool
Richard Henderson
1
-1
/
+1
2022-04-22
target/arm: Change CPUArchState.aarch64 to bool
Richard Henderson
1
-1
/
+1
2022-04-22
target/arm: Update SCTLR bits to ARMv9.2
Richard Henderson
1
-0
/
+14
2022-04-22
target/arm: Update SCR_EL3 bits to ARMv8.8
Richard Henderson
1
-0
/
+12
2022-04-22
target/arm: Update ISAR fields for ARMv8.8
Richard Henderson
1
-0
/
+24
2022-04-06
Move CPU softfloat unions to cpu-float.h
Marc-André Lureau
1
-0
/
+1
2022-04-06
Replace TARGET_WORDS_BIGENDIAN
Marc-André Lureau
1
-4
/
+4
2022-04-06
Replace config-time define HOST_WORDS_BIGENDIAN
Marc-André Lureau
1
-4
/
+4
2022-03-18
target/arm: Make rvbar settable after realize
Edgar E. Iglesias
1
-1
/
+2
2022-03-08
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20220307'...
Peter Maydell
1
-1
/
+4
2022-03-07
target/arm: Provide cpu property for controling FEAT_LPA2
Richard Henderson
1
-1
/
+4
2022-03-06
target: Use ArchCPU as interface to target CPU
Philippe Mathieu-Daudé
1
-1
/
+1
2022-03-06
target: Introduce and use OBJECT_DECLARE_CPU_TYPE() macro
Philippe Mathieu-Daudé
1
-2
/
+0
2022-03-06
target: Use CPUArchState as interface to target-specific CPU state
Philippe Mathieu-Daudé
1
-2
/
+1
2022-03-02
target/arm: Implement FEAT_LPA2
Richard Henderson
1
-0
/
+22
2022-03-02
target/arm: Implement FEAT_LVA
Richard Henderson
1
-0
/
+5
2022-01-20
hw/arm/virt: KVM: Enable PAuth when supported by the host
Marc Zyngier
1
-0
/
+1
2021-09-21
include/exec: Move cpu_signal_handler declaration
Richard Henderson
1
-7
/
+0
2021-09-21
target/arm: Add TB flag for "MVE insns not predicated"
Peter Maydell
1
-1
/
+3
2021-09-21
hvf: arm: Implement -cpu host
Peter Maydell
1
-0
/
+2
2021-09-14
target/arm: Restrict cpu_exec_interrupt() handler to sysemu
Philippe Mathieu-Daudé
1
-2
/
+1
2021-09-13
target/arm: Take an exception if PSTATE.IL is set
Peter Maydell
1
-0
/
+1
2021-08-26
target/arm: Do hflags rebuild in cpsr_write()
Peter Maydell
1
-2
/
+8
2021-08-26
target/arm: Implement HSTR.TJDBX
Peter Maydell
1
-0
/
+1
2021-08-26
target/arm: Implement HSTR.TTEE
Peter Maydell
1
-0
/
+2
2021-08-26
target/arm/cpu: Introduce sve_vq_supported bitmap
Andrew Jones
1
-0
/
+4
2021-08-25
target/arm: Implement M-profile trapping on division by zero
Peter Maydell
1
-0
/
+1
2021-07-27
target/arm: Add sve-default-vector-length cpu property
Richard Henderson
1
-0
/
+5
2021-06-03
target/arm: Add isar_feature_{aa32, aa64, aa64_sve}_bf16
Richard Henderson
1
-0
/
+15
2021-06-03
target/arm: Allow board models to specify initial NS VTOR
Peter Maydell
1
-0
/
+2
[next]