aboutsummaryrefslogtreecommitdiff
path: root/target/arm/cpu.c
AgeCommit message (Expand)AuthorFilesLines
2018-02-05qdev: use device_class_set_parent_realize/unrealize/reset()Philippe Mathieu-Daudé1-2/+2
2018-01-25accel/tcg: add size paremeter in tlb_fill()Laurent Vivier1-2/+2
2017-12-21cpu: refactor cpu_address_space_init()Peter Xu1-10/+3
2017-11-09disas: Dump insn bytes along with capstone disassemblyRichard Henderson1-0/+6
2017-10-27Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into stagingPeter Maydell1-24/+25
2017-10-26tcg: Avoid setting tcg_initialize if !CONFIG_TCGRichard Henderson1-0/+2
2017-10-25arm: Support Capstone in disas_set_infoRichard Henderson1-3/+18
2017-10-25target/arm: Don't set INSN_ARM_BE32 for CONFIG_USER_ONLYRichard Henderson1-2/+7
2017-10-25target/arm: Move BE32 disassembler fixupRichard Henderson1-19/+0
2017-10-24qom: Introduce CPUClass.tcg_initializeRichard Henderson1-5/+1
2017-10-09qom/cpu: move cpu_model null check to cpu_class_by_name()Philippe Mathieu-Daudé1-4/+0
2017-10-06nvic: Implement Security Attribution Unit registersPeter Maydell1-0/+27
2017-09-23Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell1-8/+8
2017-09-22memory: Get rid of address_space_init_shareableAlexey Kardashevskiy1-8/+8
2017-09-21nvic: Implement AIRCR changes for v8MPeter Maydell1-0/+7
2017-09-19arm: drop intermediate cpu_model -> cpu type parsing and use cpu type directlyIgor Mammedov1-1/+1
2017-09-14target/arm: Clear exclusive monitor on v7M reset, exception entry/exitPeter Maydell1-0/+6
2017-09-07target/arm: Add Jazelle featurePortia Stephens1-0/+3
2017-09-07target/arm: Implement new do_transaction_failed hookPeter Maydell1-0/+1
2017-09-07target/arm: Make CCR register banked for v8MPeter Maydell1-3/+9
2017-09-07target/arm: Make MPU_RNR register banked for v8MPeter Maydell1-1/+2
2017-09-07target/arm: Make MPU_RBAR, MPU_RLAR banked for v8MPeter Maydell1-6/+20
2017-09-07target/arm: Make MPU_MAIR0, MPU_MAIR1 registers banked for v8MPeter Maydell1-2/+4
2017-09-07target/arm: Register second AddressSpace for secure v8M CPUsPeter Maydell1-7/+6
2017-09-07target/arm: Add state field, feature bit and migration for v8M secure statePeter Maydell1-0/+4
2017-09-07target/arm: Implement ARMv8M's PMSAv8 registersPeter Maydell1-11/+25
2017-09-04hw/arm/virt: add pmu interrupt stateAndrew Jones1-0/+2
2017-09-04target/arm: Don't store M profile PRIMASK and FAULTMASK in daifPeter Maydell1-5/+0
2017-07-31target/arm: Move PMSAv7 reset into arm_cpu_reset() so M profile MPUs get resetPeter Maydell1-0/+14
2017-07-17target/arm: Make Cortex-M3 and M4 default to 8 PMSA regionsPeter Maydell1-1/+11
2017-06-06Merge remote-tracking branch 'remotes/ehabkost/tags/x86-and-machine-pull-requ...Peter Maydell1-1/+1
2017-06-05numa: move numa_node from CPUState into target specific classesIgor Mammedov1-1/+1
2017-06-04target/arm: add data cache invalidation cp15 instruction to cortex-r5Luc MICHEL1-0/+2
2017-06-02arm: All M profile cores are PMSAPeter Maydell1-0/+8
2017-06-02arm: Don't clear ARM_FEATURE_PMSA for no-mpu configsPeter Maydell1-1/+7
2017-06-02arm: Clean up handling of no-MPU PMSA CPUsPeter Maydell1-6/+6
2017-06-02target/arm: clear PMUVER field of AA64DFR0 when vPMU=offWei Huang1-1/+1
2017-05-11virt-arm: add node-id property to CPUIgor Mammedov1-0/+1
2017-05-11hw/arm/virt: extract mp-affinity calculation in separate functionIgor Mammedov1-3/+9
2017-04-20arm: Remove workarounds for old M-profile exception return implementationPeter Maydell1-41/+2
2017-02-28armv7m: Fix condition check for taking exceptionsPeter Maydell1-8/+8
2017-02-24target-arm/powerctl: defer cpu reset work to CPU contextAlex Bennée1-2/+2
2017-02-10target-arm: Enable vPMU support under TCG modeWei Huang1-1/+1
2017-02-07arm: Correctly handle watchpoints for BE32 CPUsJulian Brown1-0/+3
2017-02-07Fix Thumb-1 BE32 execution and disassembly.Julian Brown1-0/+23
2017-02-07target/arm: Add cfgend parameter for ARM CPU selection.Julian Brown1-0/+13
2017-01-27armv7m: R14 should reset to 0xffffffffPeter Maydell1-0/+3
2017-01-27armv7m: FAULTMASK should be 0 on resetMichael Davidsaver1-4/+6
2017-01-27armv7m: add state for v7M CCR, CFSR, HFSR, DFSR, MMFAR, BFARPeter Maydell1-0/+7
2017-01-27target/arm: Drop IS_M() macroPeter Maydell1-1/+1
generated by cgit v1.1 at 2025-01-14 12:16:56 +0000