aboutsummaryrefslogtreecommitdiff
path: root/target-xtensa/op_helper.c
AgeCommit message (Expand)AuthorFilesLines
2012-09-22target-xtensa: implement FP1 groupMax Filippov1-0/+47
2012-09-22target-xtensa: implement FP0 conversionsMax Filippov1-0/+37
2012-09-22target-xtensa: implement FP0 arithmeticMax Filippov1-0/+37
2012-09-22target-xtensa: add FP registersMax Filippov1-0/+13
2012-06-10target-xtensa: switch to AREG0-free modeMax Filippov1-95/+90
2012-06-09target-xtensa: update autorefill TLB entries conditionallyMax Filippov1-2/+2
2012-06-09target-xtensa: extract TLB entry setting methodMax Filippov1-4/+11
2012-06-09target-xtensa: flush TLB page for new MMU mappingMax Filippov1-0/+1
2012-04-14target-xtensa: fix tb invalidation for IBREAK and LOOPMax Filippov1-11/+18
2012-04-14Use uintptr_t for various op related functionsBlue Swirl1-5/+4
2012-04-14target-xtensa: Move helpers.h to helper.hLluís Vilanova1-1/+1
2012-03-14target-xtensa: Don't overuse CPUStateAndreas Färber1-15/+15
2012-02-20target-xtensa: add DBREAK data breakpointsMax Filippov1-0/+62
2012-02-18target-xtensa: implement instruction breakpointsMax Filippov1-0/+38
2011-10-15target-xtensa: fix guest hang on masked CCOMPARE interruptMax Filippov1-15/+3
2011-10-01softmmu_header: pass CPUState to tlb_fillBlue Swirl1-2/+3
2011-09-10target-xtensa: implement memory protection optionsMax Filippov1-6/+295
2011-09-10target-xtensa: implement interrupt optionMax Filippov1-0/+46
2011-09-10target-xtensa: implement unaligned exception optionMax Filippov1-0/+26
2011-09-10target-xtensa: implement loop optionMax Filippov1-0/+20
2011-09-10target-xtensa: implement windowed registersMax Filippov1-0/+192
2011-09-10target-xtensa: implement exceptionsMax Filippov1-0/+29
2011-09-10target-xtensa: implement shifts (ST1 and RST1 groups)Max Filippov1-0/+14
2011-09-10target-xtensa: implement disas_xtensa_insnMax Filippov1-0/+7
2011-09-10target-xtensa: add target stubsMax Filippov1-0/+52
generated by cgit v1.1 at 2024-12-27 10:14:14 +0000