aboutsummaryrefslogtreecommitdiff
path: root/target-sparc
AgeCommit message (Expand)AuthorFilesLines
2012-10-13target-sparc: Optimize CC_OP_LOGIC conditionsRichard Henderson1-18/+40
2012-10-13target-sparc: Fix optimized %icc comparisonsRichard Henderson1-0/+1
2012-10-07target-sparc: Optimize conditionals using SUBCCRichard Henderson1-61/+131
2012-10-07target-sparc: Fall through from not-taken trapRichard Henderson1-5/+7
2012-10-07target-sparc: Cleanup "global" temporary allocationRichard Henderson1-19/+19
2012-10-07target-sparc: Use movcond for FMOV*RRichard Henderson1-30/+16
2012-10-07target-sparc: Use movcond in mulsccRichard Henderson1-6/+5
2012-10-07target-sparc: Move taddcctv and tsubcctv out of lineRichard Henderson3-102/+66
2012-10-07target-sparc: Tidy TccRichard Henderson1-38/+53
2012-10-07target-sparc: Move sdivx and udivx out of lineRichard Henderson5-52/+37
2012-10-07target-sparc: Use movcond in gen_generic_branchRichard Henderson1-11/+7
2012-10-07target-sparc: Use DisasCompare and movcond in MOVRRichard Henderson1-17/+14
2012-10-07target-sparc: Use DisasCompare and movcond in MOVCCRichard Henderson1-24/+20
2012-10-07target-sparc: Use DisasCompare and movcond in FMOVR, FMOVCCRichard Henderson1-117/+86
2012-10-07target-sparc: Use DisasCompare in TccRichard Henderson1-9/+11
2012-10-07target-sparc: Introduce DisasCompare and functions to generate itRichard Henderson1-9/+83
2012-10-07target-sparc: Tidy gen_generic_branch interfaceRichard Henderson1-8/+7
2012-10-07target-sparc: Tidy save_npc interfaceRichard Henderson1-4/+4
2012-10-07target-sparc: Tidy gen_mov_pc_npc interfaceRichard Henderson1-6/+6
2012-10-07target-sparc: Tidy save_state interfaceRichard Henderson1-49/+49
2012-10-07target-sparc: Tidy gen_trap_ifnofpu interfaceRichard Henderson1-18/+28
2012-10-07target-sparc: Tidy flush_cond interfaceRichard Henderson1-5/+5
2012-10-07target-sparc: Tidy do_branch interfacesRichard Henderson1-20/+18
2012-10-07target-sparc: Make CPU_LOG_INT useful by defaultRichard Henderson2-11/+4
2012-10-07target-sparc: Tidy cpu_dump_stateRichard Henderson1-4/+3
2012-10-05sparc: use g_strdup in place of unchecked strdupJim Meyering1-2/+2
2012-09-27Emit debug_insn for CPU_LOG_TB_OP_OPT as well.Richard Henderson1-1/+2
2012-09-15Remove unused CONFIG_TCG_PASS_AREG0 and dead codeBlue Swirl1-2/+0
2012-09-08target-sparc: fix fcmp{s,d,q} instructions wrt exceptionAurelien Jarno1-40/+27
2012-06-21qemu-log: use LOG_UNIMP for some target CPU casesBlue Swirl1-32/+48
2012-06-07build: move other target-*/ objects to nested Makefile.objsPaolo Bonzini1-1/+2
2012-06-07build: move libobj-y variable to nested Makefile.objsPaolo Bonzini1-1/+7
2012-06-07build: move obj-TARGET-y variables to nested Makefile.objsPaolo Bonzini1-0/+1
2012-06-04Kill off cpu_state_reset()Andreas Färber1-5/+0
2012-06-04target-sparc: Let cpu_sparc_init() return SPARCCPUAndreas Färber2-5/+16
2012-05-12fix block loads broken in commit 30038fd818Artyom Tarasenko1-1/+1
2012-05-12Implement address masking for SPARC v9 CPUsArtyom Tarasenko1-1/+24
2012-04-19sparc: fix qtestBlue Swirl1-1/+3
2012-04-14Use uintptr_t for various op related functionsBlue Swirl2-8/+6
2012-04-07target-sparc: QOM'ify CPUAndreas Färber3-9/+135
2012-04-07target-sparc: Rename cpu_init.cAndreas Färber1-0/+0
2012-03-27sparc: pass page aligned addresses to tlb_set_pageBlue Swirl1-11/+8
2012-03-24target-sparc: Add compiler attribute to some functions which don't returnStefan Weil2-3/+4
2012-03-18Sparc: avoid AREG0 wrappers for memory access helpersBlue Swirl4-265/+77
2012-03-18Sparc: avoid AREG0 for memory access helpersBlue Swirl5-225/+387
2012-03-17sparc64: implement PCI and ISA irqsBlue Swirl2-6/+17
2012-03-17sparc: reset CPU state on resetBlue Swirl2-2/+4
2012-03-14Rename CPUState -> CPUArchStateAndreas Färber1-1/+1
2012-03-14target-sparc: Don't overuse CPUStateAndreas Färber13-208/+208
2012-03-14target-sparc: Typedef struct CPUSPARCState earlyAndreas Färber1-2/+4
generated by cgit v1.1 at 2024-12-23 23:35:13 +0000