index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-sparc
/
translate.c
Age
Commit message (
Expand
)
Author
Files
Lines
2010-02-25
target-sparc: fix --enable-debug build for 64 bit host
Stefan Weil
1
-1
/
+1
2010-02-20
target-sparc: fix --enable-debug build
Jay Foad
1
-11
/
+11
2010-01-08
sparc64: use helper_wrpil to check pending irq on write
Igor V. Kovalenko
1
-4
/
+1
2009-09-23
sparc64-8bit-asi
Igor V. Kovalenko
1
-0
/
+1
2009-09-12
Fix sys-queue.h conflict for good
Blue Swirl
1
-2
/
+2
2009-08-22
Sparc32/64: fix jmpl followed by branch
Blue Swirl
1
-0
/
+2
2009-08-15
Fix desynchronization of condition code state when a memory access traps
Blue Swirl
1
-0
/
+11
2009-08-04
Sparc64: replace tsptr with helper routine
Igor Kovalenko
1
-16
/
+35
2009-07-31
sparc64 flush pending conditional evaluations before exposing cpu state
Igor Kovalenko
1
-0
/
+5
2009-07-16
Update to a hopefully more future proof FSF address
Blue Swirl
1
-2
/
+1
2009-06-06
Use correct type for SPARC cpu_cc_op
Paul Brook
1
-1
/
+2
2009-05-10
Convert mulscc
Blue Swirl
1
-131
/
+2
2009-05-10
Convert udiv/sdiv
Blue Swirl
1
-19
/
+6
2009-05-10
Convert tagged ops
Blue Swirl
1
-129
/
+8
2009-05-10
Convert subx
Blue Swirl
1
-31
/
+6
2009-05-10
Convert sub
Blue Swirl
1
-37
/
+11
2009-05-10
Convert logical operations and umul/smul
Blue Swirl
1
-24
/
+24
2009-05-10
Convert addx
Blue Swirl
1
-31
/
+6
2009-05-10
Convert add
Blue Swirl
1
-21
/
+6
2009-05-10
Use dynamical computation for condition codes
Blue Swirl
1
-24
/
+108
2009-05-03
Optimize cmp x, 0 case
Blue Swirl
1
-14
/
+19
2009-05-03
Reindent
Blue Swirl
1
-319
/
+312
2009-05-02
Improve instruction name comments for easier searching
Blue Swirl
1
-44
/
+44
2009-05-02
Optimize operations with immediate parameters
Blue Swirl
1
-52
/
+200
2009-05-02
Fix Sparc64 sign extension problems
Blue Swirl
1
-32
/
+36
2009-04-05
Add new command line option -singlestep for tcg single stepping.
aurel32
1
-1
/
+1
2009-03-16
Delete some unused macros detected with -Wp,-Wunused-macros use
blueswir1
1
-20
/
+0
2009-01-15
global s/loglevel & X/qemu_loglevel_mask(X)/ (Eduardo Habkost)
aliguori
1
-2
/
+2
2009-01-15
Convert references to logfile/loglevel to use qemu_log*() macros
aliguori
1
-9
/
+6
2009-01-04
Update FSF address in GPL/LGPL boilerplate
aurel32
1
-1
/
+1
2008-11-25
Use sys-queue.h for break/watchpoint managment (Jan Kiszka)
aliguori
1
-2
/
+2
2008-11-18
Refactor and enhance break/watchpoint API (Jan Kiszka)
aliguori
1
-3
/
+4
2008-11-17
TCG variable type checking.
pbrook
1
-523
/
+521
2008-11-09
Use TCG not op
blueswir1
1
-14
/
+12
2008-11-09
Use andc, orc, nor and nand
blueswir1
1
-52
/
+36
2008-11-01
Fix TCGv size mismatches
blueswir1
1
-19
/
+21
2008-09-26
Implement UA2005 hypervisor traps
blueswir1
1
-2
/
+23
2008-09-22
Add software and timer interrupt support
blueswir1
1
-5
/
+29
2008-09-21
Use the new concat_tl_i64 op for std and stda
blueswir1
1
-18
/
+6
2008-09-21
Use the new concat_i32_i64 op for std and stda
blueswir1
1
-16
/
+20
2008-09-13
Fix mulscc with high bits set in either src1 or src2
blueswir1
1
-2
/
+3
2008-09-11
Write zeros to high bits of y, based on patch by Vince Weaver
blueswir1
1
-2
/
+4
2008-09-10
Convert rest of ops using float32 to TCG, remove FT0 and FT1
blueswir1
1
-35
/
+16
2008-09-10
Partially convert float128 conversion ops to TCG
blueswir1
1
-8
/
+6
2008-09-10
Convert basic 64 bit VIS ops to TCG
blueswir1
1
-46
/
+65
2008-09-10
Convert basic 32 bit VIS ops to TCG
blueswir1
1
-76
/
+38
2008-09-10
Convert basic float32 ops to TCG
blueswir1
1
-150
/
+247
2008-09-09
Implement ldxfsr/stxfsr, fix ld(x)fsr masks, convert to TCG
blueswir1
1
-8
/
+23
2008-09-06
Fix a typo in fpsub32
blueswir1
1
-1
/
+1
2008-09-06
Convert most env fields to TCG registers
blueswir1
1
-95
/
+91
[next]