aboutsummaryrefslogtreecommitdiff
path: root/target-sparc/translate.c
AgeCommit message (Expand)AuthorFilesLines
2007-12-09Handle cpu_model in copy_cpu(), by Kirill A. Shutemov.ths1-0/+1
2007-11-25 Fix floating point register decodingblueswir11-141/+139
2007-11-25 128-bit float support for user modeblueswir11-15/+303
2007-11-10added cpu_model parameter to cpu_init()bellard1-24/+30
2007-11-10 More Sparc64 CPU definitionsblueswir11-1/+99
2007-11-09 More CPU definitionsblueswir11-4/+102
2007-11-07 CPU specific boot mode (Robert Reif)blueswir11-2/+9
2007-10-17 Enable all alignment checksblueswir11-48/+5
2007-10-14 Sparc64 hypervisor modeblueswir11-14/+13
2007-10-14 SuperSparc MXCC support (Robert Reif)blueswir11-1/+2
2007-10-14Replace is_user variable with mmu_idx in softmmu core,j_mayer1-1/+1
2007-10-10 Fix taddcctv and tsubcctv (David Matthews)blueswir11-0/+2
2007-10-03 Fix Sparc64 ldfa/stfa and float ops with fpr >= 32blueswir11-3/+3
2007-09-30 Fix Sparc64 ldfa, lddfa, stfa, and stdfa instructionsblueswir11-6/+36
2007-09-30 Fix Sparc64 wrasr instructionsblueswir11-0/+6
2007-09-24 CPU boot modeblueswir11-2/+3
2007-09-21 Rework ASI instructions (Aurelien Jarno)blueswir11-147/+208
2007-09-20 Detabifyblueswir11-1466/+1466
2007-09-16find -type f | xargs sed -i 's/[\t ]$//g' # on most filesths1-7/+7
2007-09-11Fix tb->size mishandling, by Daniel Jacobowitz.ths1-1/+0
2007-07-11 More alignment checksblueswir11-0/+89
2007-07-08 Save state in Sparc64 return opblueswir11-0/+1
2007-07-07 Use unsigned 32-bit load for ld/lduwblueswir11-1/+9
2007-07-07 Fix wrong number of clean/saveable windows, match Linux startup register valuesblueswir11-2/+4
2007-07-04 Fix Sparc64 movrblueswir11-2/+2
2007-06-25 Drop unused parametersblueswir11-12/+15
2007-06-10 Fix Sparc64 prefetcha opblueswir11-3/+3
2007-05-25Implement Sparc64 CPU timers using ptimersblueswir11-5/+8
2007-05-17Enable faults for unassigned memory accesses and unimplemented ASIsblueswir11-0/+2
2007-05-07Fix pc/npc for unaligned load/stores, maybe other exceptionsblueswir11-0/+1
2007-04-29More Sparc32 CPUsblueswir11-3/+20
2007-04-29Fix CPU type zapped by system_resetblueswir11-2/+2
2007-04-22Sparc64 update: more VIS opsblueswir11-28/+422
2007-04-22Constificationblueswir11-7/+7
2007-04-13Fix Sparc64 wrfprs, move VIS ops where they belong, more VIS opsblueswir11-38/+91
2007-04-13Alignment check mechanism (not fully enabled yet) (Aurelien Jarno)blueswir11-1/+0
2007-04-07cpu_get_phys_page_debug should return target_phys_addr_tj_mayer1-2/+2
2007-04-06Full implementation of IEEE exceptions (Aurelien Jarno)blueswir11-4/+21
2007-04-06Enforce even float register pair for double register ops (Aurelien Jarno)blueswir11-1/+1
2007-04-05Fix stdfq op (Aurelien Jarno)blueswir11-1/+14
2007-04-05Fix co-processor branch and store ops (Aurelien Jarno)blueswir11-9/+13
2007-04-01Fix off-by-one errorblueswir11-2/+2
2007-04-01Add SparcStation-10 machineblueswir11-0/+7
2007-04-01Fix Sparc shift ops (Aurelien Jarno)blueswir11-2/+5
2007-04-01Fix Sparc lda/ldda/sta/stda asi handling, fault on misaligned register ldd/st...blueswir11-0/+32
2007-04-01Fix Sparc co-processor ops (Aurelien Jarno)blueswir11-1/+26
2007-04-01Fix Sparc ASR handling (Aurelien Jarno)blueswir11-4/+24
2007-03-25Sparc32/64 CPU selectionblueswir11-3/+67
2007-03-24Upgrade Sparc FPU version (based on patch by Aurelien Jarno)blueswir11-0/+1
2007-03-23Sparc tagged operations (Aurelien Jarno)blueswir11-2/+12