index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-sparc
/
helper.h
Age
Commit message (
Expand
)
Author
Files
Lines
2011-10-23
Sparc: avoid AREG0 for raise_exception and helper_debug
Blue Swirl
1
-2
/
+2
2011-07-20
SPARC64: fix VIS1 SIMD signed compare instructions
Tsuneo Saito
1
-2
/
+2
2011-05-22
Delete unused tb_invalidate_page_range
Blue Swirl
1
-1
/
+0
2011-01-24
SPARC: Emulation of Leon3
Fabien Chouteau
1
-0
/
+1
2010-12-28
target-sparc: fix udiv(cc) and sdiv(cc)
Aurelien Jarno
1
-0
/
+2
2010-05-20
target-sparc: Inline some generation of carry for ADDX/SUBX.
Richard Henderson
1
-1
/
+1
2010-05-19
target-sparc: Fix compilation with --enable-debug.
Richard Henderson
1
-1
/
+1
2010-01-08
sparc64: use helper_wrpil to check pending irq on write
Igor V. Kovalenko
1
-0
/
+1
2009-05-10
Use dynamical computation for condition codes
Blue Swirl
1
-0
/
+2
2008-11-17
TCG variable type checking.
pbrook
1
-109
/
+101
2008-09-26
Implement UA2005 hypervisor traps
blueswir1
1
-2
/
+0
2008-09-22
Add software and timer interrupt support
blueswir1
1
-0
/
+3
2008-09-21
Use the new concat_i32_i64 op for std and stda
blueswir1
1
-1
/
+0
2008-09-10
Convert rest of ops using float32 to TCG, remove FT0 and FT1
blueswir1
1
-11
/
+8
2008-09-10
Partially convert float128 conversion ops to TCG
blueswir1
1
-4
/
+5
2008-09-10
Convert basic 64 bit VIS ops to TCG
blueswir1
1
-9
/
+0
2008-09-10
Convert basic 32 bit VIS ops to TCG
blueswir1
1
-15
/
+2
2008-09-10
Convert basic float32 ops to TCG
blueswir1
1
-18
/
+29
2008-09-09
Implement ldxfsr/stxfsr, fix ld(x)fsr masks, convert to TCG
blueswir1
1
-2
/
+2
2008-08-29
Fix Sparc64 boot on i386 host:
blueswir1
1
-9
/
+0
2008-07-19
Implement nucleus quad ldda
blueswir1
1
-0
/
+1
2008-05-27
Move non-op functions from op_helper.c to helper.c and vice versa.
blueswir1
1
-0
/
+1
2008-05-22
Register op helpers
blueswir1
1
-93
/
+96
2008-05-12
Move prototype back to avoid a compiler warning
blueswir1
1
-1
/
+0
2008-05-10
Fix compiler warnings
blueswir1
1
-0
/
+9
2008-05-09
CPU feature selection support
blueswir1
1
-20
/
+2
2008-05-04
Complete the TCG conversion
blueswir1
1
-0
/
+7
2008-03-21
Convert align checks to TCG
blueswir1
1
-0
/
+1
2008-03-21
Convert save, restore, saved, restored, and flushw to TCG
blueswir1
1
-0
/
+5
2008-03-21
Convert other float and VIS ops to TCG
blueswir1
1
-0
/
+96
2008-03-18
Convert udiv and sdiv ops to TCG
blueswir1
1
-0
/
+2
2008-03-18
Convert CCR and CWP ops to TCG
blueswir1
1
-0
/
+4
2008-03-18
Convert array8/16/32 and alignaddr to TCG
blueswir1
1
-0
/
+4
2008-03-15
Convert ldfsr and stfsr to TCG
blueswir1
1
-0
/
+1
2008-03-06
Convert exception ops to TCG
blueswir1
1
-0
/
+1
2008-03-04
Convert float helpers to TCG, fix fabsq in the process
blueswir1
1
-0
/
+39
2008-03-02
Convert tick operations to TCG
blueswir1
1
-0
/
+3
2008-02-24
Modify Sparc32/64 to use TCG
blueswir1
1
-0
/
+32