index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-sparc
/
cpu.h
Age
Commit message (
Expand
)
Author
Files
Lines
2011-10-26
Sparc: avoid AREG0 for softint op helpers and Leon cache control
Blue Swirl
1
-6
/
+25
2011-10-23
Sparc: split CWP and PSTATE op helpers
Blue Swirl
1
-1
/
+3
2011-10-23
Sparc: split helper.c
Blue Swirl
1
-1
/
+2
2011-09-10
Gdbstub: Fix back-trace on SPARC32
Fabien Chouteau
1
-0
/
+7
2011-08-07
Remove unused is_softmmu parameter from cpu_handle_mmu_fault
Blue Swirl
1
-1
/
+1
2011-07-21
SPARC64: implement addtional MMU faults related to nonfaulting load
Tsuneo Saito
1
-0
/
+4
2011-07-21
SPARC64: split cpu_get_phys_page_debug() from cpu_get_phys_page_nofault()
Tsuneo Saito
1
-0
/
+2
2011-07-21
SPARC64: SFSR cleanup and fix
Tsuneo Saito
1
-0
/
+22
2011-07-21
SPARC64: TTE bits cleanup
Tsuneo Saito
1
-0
/
+7
2011-07-20
Fix unassigned memory access handling
Blue Swirl
1
-2
/
+2
2011-07-14
Sparc: fix FPU and AM enable checks for translation
Blue Swirl
1
-16
/
+33
2011-06-26
Move cpu_has_work and cpu_pc_from_tb to cpu.h
Blue Swirl
1
-0
/
+14
2011-06-26
sparc: move do_interrupt to helper.c
Blue Swirl
1
-0
/
+4
2011-06-26
Sparc32: dummy implementation of MXCC MMU breakpoint registers
Blue Swirl
1
-1
/
+3
2011-02-01
SPARC: Fix Leon3 cache control
Fabien Chouteau
1
-2
/
+6
2011-01-24
SPARC: Add asr17 register support
Fabien Chouteau
1
-0
/
+1
2011-01-24
SPARC: Emulation of Leon3
Fabien Chouteau
1
-14
/
+23
2010-12-19
Sparc: implement monitor command 'info tlb'
Blue Swirl
1
-1
/
+1
2010-12-04
target-sparc: Use fprintf_function (format checking)
Stefan Weil
1
-2
/
+2
2010-12-03
target-sparc: remove unused functions cpu_lock(), cpu_unlock()
Peter Maydell
1
-2
/
+0
2010-07-03
remove exec-all.h inclusion from cpu.h
Paolo Bonzini
1
-1
/
+0
2010-07-03
move cpu_pc_from_tb to target-*/exec.h
Paolo Bonzini
1
-6
/
+0
2010-05-22
sparc64: fix mmu context at trap levels above zero
Igor V. Kovalenko
1
-4
/
+10
2010-05-22
sparc64: fix pstate privilege bits
Igor V. Kovalenko
1
-18
/
+43
2010-05-16
sparc64: fix TT_WOTHER value
Igor V. Kovalenko
1
-1
/
+1
2010-05-09
sparc: Fix lazy flag calculation on interrupts, refactor
Blue Swirl
1
-90
/
+12
2010-05-06
sparc64: handle asi referencing nucleus and secondary MMU contexts
Igor V. Kovalenko
1
-1
/
+12
2010-05-06
sparc64: implement global translation table entries v1
Igor V. Kovalenko
1
-0
/
+18
2010-04-17
target-sparc: Fix TARGET_{PHYS,VIRT}_ADDR_SPACE_BITS.
Richard Henderson
1
-6
/
+6
2010-03-12
Target specific usermode cleanup
Paul Brook
1
-0
/
+2
2010-03-12
Move TARGET_PHYS_ADDR_SPACE_BITS to target-*/cpu.h.
Richard Henderson
1
-0
/
+8
2010-01-27
sparc64: reimplement tick timers v4
Igor V. Kovalenko
1
-6
/
+22
2010-01-27
sparc64: correct write extra bits to cwp
Igor V. Kovalenko
1
-1
/
+1
2010-01-08
sparc64: interrupt trap handling
Igor V. Kovalenko
1
-0
/
+10
2010-01-08
sparc64: move cpu_interrupts_enabled to cpu.h
Igor V. Kovalenko
1
-0
/
+13
2010-01-08
sparc64: add macros to deal with softint and timer interrupt
Igor V. Kovalenko
1
-0
/
+4
2009-12-05
Sparc64: handle MMU global bit and nucleus context
Blue Swirl
1
-0
/
+2
2009-10-01
Revert "Get rid of _t suffix"
Anthony Liguori
1
-1
/
+1
2009-10-01
Get rid of _t suffix
malc
1
-1
/
+1
2009-08-24
cleanup cpu-exec.c, part 0/N: consolidate handle_cpu_signal
Nathan Froyd
1
-0
/
+1
2009-08-22
sparc32 remove an unnecessary cpu irq set
Blue Swirl
1
-35
/
+30
2009-08-04
Sparc64: replace tsptr with helper routine
Igor Kovalenko
1
-1
/
+2
2009-07-27
sparc64 really implement itlb/dtlb automatic replacement writes
Igor Kovalenko
1
-0
/
+11
2009-07-27
sparc64 name mmu registers and general cleanup
Igor Kovalenko
1
-6
/
+32
2009-07-12
sparc64: trap handling corrections
Igor Kovalenko
1
-6
/
+34
2009-05-19
Hardware convenience library
Paul Brook
1
-2
/
+0
2009-05-10
Use dynamical computation for condition codes
Blue Swirl
1
-0
/
+24
2009-03-07
The _exit syscall is used for both thread termination in NPTL applications,
pbrook
1
-1
/
+2
2008-12-23
Add SuperSPARC MMU breakpoint registers (Robert Reif)
blueswir1
1
-0
/
+1
2008-12-23
Better SuperSPARC emulation (Robert Reif)
blueswir1
1
-0
/
+1
[next]