index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-sh4
Age
Commit message (
Expand
)
Author
Files
Lines
2008-09-01
SH4: TCG optimisations
aurel32
1
-349
/
+236
2008-09-01
SH4: Convert remaining non-fp ops to TCG
aurel32
5
-153
/
+130
2008-08-30
SH4: Convert shift functions to TCG
aurel32
2
-24
/
+9
2008-08-30
SH4: convert control/status register load/store to TCG
aurel32
4
-82
/
+69
2008-08-30
SH4: Convert memory loads/stores to TCG
aurel32
2
-126
/
+58
2008-08-30
SH4: convert some more arithmetics ops to TCG
aurel32
5
-193
/
+86
2008-08-29
SH4: convert a few helpers to TCG
aurel32
4
-58
/
+52
2008-08-29
SH4: convert branch/jump instructions to TCG
aurel32
2
-118
/
+54
2008-08-29
SH4: convert simple compare instructions to TCG
aurel32
2
-87
/
+53
2008-08-29
SH4: convert a few control or system register functions to TCG
aurel32
2
-69
/
+46
2008-08-29
SH4: Fix bugs introduce in r5099
aurel32
1
-8
/
+8
2008-08-29
SH4: fix xtrct Rm,Rn (broken in r5103)
aurel32
1
-1
/
+1
2008-08-29
SH4: convert logic and arithmetic ops to TCG
aurel32
2
-317
/
+111
2008-08-29
SH4: use TCG variables for gregs
aurel32
1
-200
/
+202
2008-08-28
SH4: use uint32_t/i32 based types/ops
aurel32
1
-30
/
+30
2008-08-28
SH4: Convert register moves to TCG
aurel32
2
-261
/
+209
2008-08-28
SH4: Convert dyngen registers moves to TCG
aurel32
2
-15
/
+9
2008-08-28
SH4: Convert immediate loads to TCG
aurel32
2
-16
/
+4
2008-08-28
SH4: remove unused ops
aurel32
1
-30
/
+0
2008-08-28
SH4: add support for TCG helpers
aurel32
2
-0
/
+11
2008-08-28
SH4: Init TCG variables
aurel32
1
-1
/
+3
2008-08-22
sh4: fix tas.b @Rn instruction
aurel32
2
-8
/
+6
2008-08-22
[sh4] code translation bug fix
aurel32
1
-4
/
+18
2008-08-22
[sh4] MMU bug fix
aurel32
1
-3
/
+20
2008-08-22
[sh4] memory mapped TLB entries
aurel32
2
-11
/
+113
2008-08-22
[sh4] delay slot bug fix
aurel32
2
-0
/
+22
2008-08-22
[sh4] sleep instruction
aurel32
5
-2
/
+17
2008-08-17
Fix warnings that would be generated by gcc -Wstrict-prototypes
blueswir1
1
-1
/
+1
2008-07-18
Small cleanup of gen_intermediate_code(_internal), by Laurent Desnogues.
ths
1
-6
/
+5
2008-07-16
Fix a bunch of type mismatch-related warnings (Jan Kiszka).
balrog
1
-1
/
+1
2008-07-16
Remove unintended dereference, kills a warning (Jan Kiszka).
balrog
1
-2
/
+2
2008-07-01
Move interrupt_request and user_mode_only to common cpu state.
pbrook
1
-2
/
+0
2008-06-29
Add missing static qualifiers.
pbrook
1
-1
/
+1
2008-06-29
Add instruction counter.
pbrook
2
-0
/
+36
2008-05-30
Fix typo.
pbrook
1
-1
/
+1
2008-05-30
Move clone() register setup to target specific code. Handle fork-like clone.
pbrook
1
-0
/
+9
2008-05-29
Push common interrupt variables to cpu-defs.h (Glauber Costa)
bellard
1
-2
/
+0
2008-05-28
moved halted field to CPU_COMMON
bellard
1
-1
/
+0
2008-05-25
Fix off-by-one unwinding error.
pbrook
1
-5
/
+0
2008-05-09
SH4 MMU improvements
aurel32
6
-6
/
+155
2008-05-04
remove target ifdefs from vl.c
aurel32
1
-0
/
+8
2008-04-28
Factorize code in translate.c
aurel32
1
-0
/
+7
2008-04-11
Remove osdep.c/qemu-img code duplication
aurel32
1
-0
/
+1
2008-03-11
SH4, fix several instructions
aurel32
2
-63
/
+160
2008-02-01
use the TCG code generator
bellard
2
-58
/
+10
2007-12-02
SH4: Signal handling for the user space emulator, by Magnus Damm.
ths
1
-3
/
+3
2007-12-02
SH4: system emulator interrupt update, by Magnus Damm.
ths
3
-18
/
+60
2007-12-02
SH4 delay slot code update, by Magnus Damm.
ths
3
-91
/
+98
2007-11-11
fixed FPU rounding init
bellard
1
-2
/
+2
2007-11-10
added cpu_model parameter to cpu_init()
bellard
2
-2
/
+2
[prev]
[next]