index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-sh4
Age
Commit message (
Expand
)
Author
Files
Lines
2010-07-12
target-sh4: Add support for ldc & stc with sgr
Alexandre Courbot
1
-0
/
+2
2010-07-12
target-sh4: Split the LDST macro into 2 sub-macros
Alexandre Courbot
1
-2
/
+6
2010-07-03
remove exec-all.h inclusion from cpu.h
Paolo Bonzini
1
-1
/
+0
2010-07-03
move cpu_pc_from_tb to target-*/exec.h
Paolo Bonzini
2
-6
/
+6
2010-05-05
target-sh4: Remove duplicate CPU log.
Richard Henderson
1
-6
/
+0
2010-04-08
remove TARGET_* defines from translate-all.c
Paolo Bonzini
1
-0
/
+2
2010-03-18
Replace assert(0) with abort() or cpu_abort()
Blue Swirl
3
-5
/
+5
2010-03-17
Large page TLB flush
Paul Brook
1
-1
/
+2
2010-03-12
Target specific usermode cleanup
Paul Brook
1
-0
/
+2
2010-03-12
Remove cpu_get_phys_page_debug from userspace emulation
Paul Brook
1
-5
/
+0
2010-03-12
Move TARGET_PHYS_ADDR_SPACE_BITS to target-*/cpu.h.
Richard Henderson
1
-0
/
+3
2010-02-14
Fix incorrect exception_index use
Blue Swirl
1
-1
/
+1
2010-02-09
target-sh4: MMU: separate execute and read/write permissions
Aurelien Jarno
1
-21
/
+6
2010-02-09
target-sh4: MMU: fix store queue addresses
Aurelien Jarno
1
-1
/
+1
2010-02-09
target-sh4: MMU: remove dead code
Aurelien Jarno
1
-18
/
+0
2010-02-09
target-sh4: MMU: reduce the size of a TLB entry
Aurelien Jarno
1
-12
/
+11
2010-02-09
target-sh4: MMU: optimize UTLB accesses
Aurelien Jarno
1
-24
/
+14
2010-02-09
target-sh4: MMU: fix ITLB priviledge check
Aurelien Jarno
1
-1
/
+1
2010-02-09
target-sh4: MMU: simplify call to tlb_set_page()
Aurelien Jarno
1
-6
/
+3
2010-02-09
target-sh4: MMU: fix mem_idx computation
Aurelien Jarno
1
-1
/
+1
2010-02-09
sh7750: handle MMUCR TI bit
Aurelien Jarno
2
-0
/
+20
2010-02-08
target-sh4: minor optimisations
Aurelien Jarno
1
-26
/
+26
2010-01-19
kill regs_to_env and env_to_regs
Paolo Bonzini
1
-10
/
+0
2009-10-01
Revert "Get rid of _t suffix"
Anthony Liguori
2
-4
/
+4
2009-10-01
Get rid of _t suffix
malc
2
-4
/
+4
2009-09-21
Fix Sparse warnings about using plain integer as NULL pointer
Blue Swirl
1
-2
/
+2
2009-09-12
Fix sys-queue.h conflict for good
Blue Swirl
1
-2
/
+2
2009-08-24
cleanup cpu-exec.c, part 0/N: consolidate handle_cpu_signal
Nathan Froyd
1
-0
/
+1
2009-07-16
Update to a hopefully more future proof FSF address
Blue Swirl
5
-10
/
+5
2009-05-21
Convert machine registration to use module init functions
Anthony Liguori
1
-8
/
+0
2009-05-13
Include assert.h from qemu-common.h
Paul Brook
2
-2
/
+0
2009-04-24
qemu: introduce qemu_init_vcpu (Marcelo Tosatti)
aliguori
1
-0
/
+1
2009-04-24
qemu: per-arch cpu_has_work (Marcelo Tosatti)
aliguori
1
-1
/
+6
2009-04-05
Add new command line option -singlestep for tcg single stepping.
aurel32
1
-3
/
+2
2009-04-03
SH: Fix linux-user _is_cached typo.
edgar_igl
1
-1
/
+1
2009-04-03
SH: Add cpu_sh4_is_cached for linux-user.
edgar_igl
1
-0
/
+6
2009-04-01
SH: Improve movca.l/ocbi emulation.
edgar_igl
5
-5
/
+156
2009-03-07
The _exit syscall is used for both thread termination in NPTL applications,
pbrook
1
-1
/
+2
2009-03-03
SH4: Fixed last UTLB unused and URB/URC management
aurel32
1
-1
/
+1
2009-03-03
SH4: Fixed last UTLB unused
aurel32
1
-1
/
+1
2009-03-03
SH4: Fixed last UTLB unused
aurel32
1
-1
/
+1
2009-03-03
clean build: Fix remaining sh4 warnings
aurel32
3
-13
/
+9
2009-03-02
SH: Implement MOVCO.L and MOVLI.L
aurel32
2
-1
/
+36
2009-02-07
SH7750/51: add register BCR3, BCR4, PCR, RTCOR, RTCNT, RTCSR, SDMR2, SDMR3 an...
aurel32
2
-0
/
+3
2009-02-05
targets: remove error handling from qemu_malloc() callers (Avi Kivity)
aliguori
1
-2
/
+0
2009-01-26
Log reset events (Jan Kiszka)
aliguori
1
-0
/
+5
2009-01-15
global s/loglevel & X/qemu_loglevel_mask(X)/ (Eduardo Habkost)
aliguori
2
-2
/
+2
2009-01-15
Convert references to logfile/loglevel to use qemu_log*() macros
aliguori
2
-13
/
+10
2009-01-14
sh4: Add FMAC instruction support
aurel32
3
-0
/
+23
2009-01-04
Update FSF address in GPL/LGPL boilerplate
aurel32
5
-5
/
+5
[next]