aboutsummaryrefslogtreecommitdiff
path: root/target-sh4/translate.c
AgeCommit message (Expand)AuthorFilesLines
2008-03-11SH4, fix several instructionsaurel321-51/+82
2008-02-01use the TCG code generatorbellard1-40/+10
2007-12-02SH4 delay slot code update, by Magnus Damm.ths1-45/+72
2007-11-11fixed FPU rounding initbellard1-2/+2
2007-11-10added cpu_model parameter to cpu_init()bellard1-1/+1
2007-09-29Fix rte opcode, by Magnus Damm.ths1-1/+1
2007-09-16find -type f | xargs sed -i 's/[\t ]$//g' # on most filesths1-1/+1
2007-09-11Fix tb->size mishandling, by Daniel Jacobowitz.ths1-1/+0
2007-08-26SH4 mov.b fix, by Vince Weaver.ths1-4/+4
2007-06-22Ignore PR flag in FPSCR when performing fmov, by Magnus Damm.ths1-38/+7
2007-06-22Document FPSCR usage, by Magnus Damm.ths1-19/+19
2007-06-22Use DREG() instead of XREG() wherever possible, by Magnus Damm.ths1-8/+8
2007-06-22Emulate more fpu opcodes, by Magnus Damm.ths1-1/+89
2007-06-22Set FD bit in SR to emulate kernel behaviour, by Magnus Damm.ths1-1/+1
2007-05-13Fix XHACK() macro and use FREG if possible, by Magnus Damm.ths1-4/+4
2007-04-26Fix opcode for sts.l fpul/cpscr, by Magnus Damm.ths1-2/+2
2007-03-19Define gen_intermediate_code_internal as "static inline".ths1-2/+3
2006-06-18SH bugfixes.pbrook1-19/+13
2006-06-17Remove debug output.pbrook1-2/+0
2006-06-17SH usermode fault handling.pbrook1-19/+21
2006-06-17SH4 rts fix.pbrook1-1/+3
2006-06-14sh4 fmov et al instructions (amatus)bellard1-37/+187
2006-04-27sh4 target (Samuel Tardieu)bellard1-0/+1073