index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-ppc
/
translate_init.c
Age
Commit message (
Expand
)
Author
Files
Lines
2009-03-07
Fix off-by-one errors for Altivec and SPE registers
aurel32
1
-8
/
+8
2009-03-07
Keep SLB in-CPU
blueswir1
1
-1
/
+1
2009-03-07
Nop some SPRs on 970fx
blueswir1
1
-0
/
+12
2009-03-03
target-ppc: improve mfcr/mtcrf
aurel32
1
-1
/
+0
2009-03-02
kvm/powerpc: Add irq support for E500 core
aurel32
1
-2
/
+3
2009-02-28
Implement HIOR
blueswir1
1
-8
/
+21
2009-02-09
target-ppc: Model e500v{1,2} CPUs more accurately
aurel32
1
-102
/
+125
2009-02-09
target-ppc: Model SPE floating-point instructions more accurately
aurel32
1
-9
/
+9
2009-02-05
targets: remove error handling from qemu_malloc() callers (Avi Kivity)
aliguori
1
-2
/
+0
2009-02-03
Add calls to initialize VSCR on appropriate machines
aurel32
1
-0
/
+22
2009-01-24
target-ppc: Add SPE register read/write using XML
aurel32
1
-0
/
+50
2009-01-24
target-ppc: Add Altivec register read/write using XML
aurel32
1
-0
/
+50
2009-01-24
target-ppc: Add float register read/write using XML
aurel32
1
-0
/
+32
2009-01-24
target-ppc: Include gdbstub.h
aurel32
1
-0
/
+1
2009-01-04
Update FSF address in GPL/LGPL boilerplate
aurel32
1
-1
/
+1
2008-12-22
Use the ARRAY_SIZE() macro where appropriate.
malc
1
-3
/
+3
2008-12-11
target-ppc: rework exception code
aurel32
1
-3
/
+3
2008-12-07
target-ppc: convert SPR accesses to TCG
aurel32
1
-132
/
+177
2008-11-16
Attached patch fixes a series of this warning
blueswir1
1
-1
/
+1
2008-10-21
target-ppc: Convert XER accesses to TCG
aurel32
1
-2
/
+2
2008-09-20
Suppress gcc 4.x -Wpointer-sign (included in -Wall) warnings
blueswir1
1
-9
/
+9
2008-09-14
ppc: Convert ctr, lr moves to TCG
aurel32
1
-4
/
+4
2008-08-30
Fix some warnings that would be generated by gcc -Wredundant-decls
blueswir1
1
-2
/
+0
2007-12-10
Fix PowerPC 74xx definitions.
j_mayer
1
-47
/
+225
2007-11-21
Fix PowerPC 7xx definitions.
j_mayer
1
-132
/
+612
2007-11-19
Remove shared macro used to define PowerPC implementations instructions sets:
j_mayer
1
-172
/
+480
2007-11-19
PowerPC 620 MMU do not have the same exact behavior as standard
j_mayer
1
-3
/
+6
2007-11-19
New PowerPC CPU flag to define the decrementer and time-base source clock.
j_mayer
1
-39
/
+67
2007-11-17
Improve PowerPC instructions set dump.
j_mayer
1
-6
/
+44
2007-11-17
Add definitions for Freescale PowerPC implementations,
j_mayer
1
-1259
/
+2850
2007-11-17
Define Freescale cores specific MMU model, exceptions and input bus.
j_mayer
1
-4
/
+13
2007-11-17
A little more granularity in PowerPC instructions definition is needed
j_mayer
1
-21
/
+25
2007-11-17
Make the PowerPC MMU model, exception model and input bus model
j_mayer
1
-4
/
+3
2007-11-17
Always make all PowerPC exception definitions visible.
j_mayer
1
-2
/
+0
2007-11-14
Reorganize PowerPC instructions categories, add icbi separate case.
j_mayer
1
-4
/
+6
2007-11-12
Add PVR and SPR definition for most embedded PowerPC from Freescale.
j_mayer
1
-59
/
+309
2007-11-10
Allow selection of PowerPC CPU giving a PVR.
j_mayer
1
-371
/
+420
2007-11-10
added cpu_model parameter to cpu_init()
bellard
1
-21
/
+11
2007-11-04
PowerPC 601 need specific callbacks for its BATs setup.
j_mayer
1
-1
/
+10
2007-11-03
Fix PowerPC high BATs access: BAT number was incorrect.
j_mayer
1
-3
/
+3
2007-11-03
PowerPC MMU and exception fixes:
j_mayer
1
-31
/
+31
2007-10-25
Implement power-management for all defined PowerPC CPUs.
j_mayer
1
-7
/
+172
2007-10-25
Allow selection of all defined PowerPC 74xx (aka G4) CPUs.
j_mayer
1
-36
/
+0
2007-10-14
There is no need of a specific MMU model for PowerPC 601.
j_mayer
1
-4
/
+1
2007-10-08
Remove synonymous in PowerPC MSR bits definitions.
j_mayer
1
-39
/
+171
2007-10-08
Real-mode only PowerPC 40x do not have any TLBs.
j_mayer
1
-1
/
+0
2007-10-08
Implement exception prefix feature for PowerPC 601.
j_mayer
1
-1
/
+1
2007-10-08
Add missing exception vectors for PowerPC 7x5.
j_mayer
1
-1
/
+27
2007-10-07
Work-around C89 and/or "old" gcc unspecified behavior (#if in macro calls).
j_mayer
1
-18
/
+9
2007-10-07
Reorganize the CPUPPCState structure to group features.
j_mayer
1
-3
/
+46
[next]