index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-ppc
/
translate.c
Age
Commit message (
Expand
)
Author
Files
Lines
2008-12-13
target-ppc: fix compilation with CONFIG_SOFTFLOAT
aurel32
1
-1
/
+1
2008-12-11
target-ppc: rework exception code
aurel32
1
-255
/
+255
2008-12-11
target-ppc: remove dead code
aurel32
1
-2
/
+0
2008-12-08
target-ppc: memory load/store rework
aurel32
1
-655
/
+655
2008-12-07
target-ppc: kill a few warnings
aurel32
1
-4
/
+4
2008-12-07
target-ppc: disable single stepping
aurel32
1
-1
/
+1
2008-12-07
target-ppc: Fix use of uninitialized TCG variable in tlbiva
aurel32
1
-0
/
+1
2008-12-07
target-ppc: convert SPR accesses to TCG
aurel32
1
-17
/
+5
2008-12-06
target-ppc: remove dead code
aurel32
1
-13
/
+1
2008-12-06
target-ppc: convert SLB/TLB instructions to TCG
aurel32
1
-82
/
+112
2008-12-06
target-ppc: convert dcr load/store to TCG
aurel32
1
-22
/
+24
2008-12-06
target-ppc: convert msr load/store to TCG
aurel32
1
-18
/
+41
2008-12-06
target-ppc: convert POWER bridge instructions to TCG
aurel32
1
-77
/
+167
2008-12-05
target-ppc: convert POWER shift instructions to TCG
aurel32
1
-92
/
+258
2008-12-05
target-ppc: add functions to load/store SPR
aurel32
1
-2
/
+13
2008-11-30
target-ppc: convert PPC 440 instructions to TCG
aurel32
1
-11
/
+4
2008-11-30
target-ppc: convert return from interrupt instructions to TCG
aurel32
1
-8
/
+8
2008-11-30
target-ppc: convert external load/store instructions to TCG
aurel32
1
-48
/
+13
2008-11-30
target-ppc: convert load/store with reservation instructions to TCG
aurel32
1
-38
/
+72
2008-11-30
target-ppc: convert lscbx instruction to TCG
aurel32
1
-33
/
+12
2008-11-30
target-ppc: convert load/store string instructions to TCG
aurel32
1
-56
/
+39
2008-11-30
target-ppc: convert icbi instruction to TCG
aurel32
1
-15
/
+4
2008-11-30
target-ppc: convert dcbz instruction to TCG
aurel32
1
-83
/
+13
2008-11-30
target-ppc: convert load/store multiple instructions to TCG
aurel32
1
-12
/
+12
2008-11-30
target-ppc: convert wait instruction to TCG
aurel32
1
-1
/
+3
2008-11-30
target-ppc: convert mfrom instruction to TCG
aurel32
1
-3
/
+1
2008-11-30
target-ppc: convert software TLB instructions to TCG
aurel32
1
-8
/
+4
2008-11-27
target-ppc: convert POWER2 load/store instructions to TCG
aurel32
1
-87
/
+68
2008-11-27
target-ppc: convert SPE load/store to TCG
aurel32
1
-264
/
+330
2008-11-27
target-ppc: simplify evsplati and evsplatfi
aurel32
1
-16
/
+4
2008-11-25
Use sys-queue.h for break/watchpoint managment (Jan Kiszka)
aliguori
1
-2
/
+2
2008-11-24
target-ppc: convert trap instructions to TCG
aurel32
1
-12
/
+16
2008-11-24
target-ppc: convert altivec load/store to TCG
aurel32
1
-51
/
+45
2008-11-23
target-ppc: convert FPU load/store to TCG
aurel32
1
-83
/
+139
2008-11-23
target-ppc: fix access_type usage
aurel32
1
-36
/
+38
2008-11-23
target-ppc: include the instruction name in load/store handlers name
aurel32
1
-59
/
+59
2008-11-23
target-ppc: convert SPE FP ops to TCG
aurel32
1
-98
/
+335
2008-11-22
target-ppc: convert exceptions generation to TCG
aurel32
1
-4
/
+8
2008-11-19
target-ppc: fix TCG type errors introduced in r5754
aurel32
1
-15
/
+16
2008-11-19
target-ppc: convert fp ops to TCG
aurel32
1
-77
/
+80
2008-11-18
Refactor and enhance break/watchpoint API (Jan Kiszka)
aliguori
1
-3
/
+4
2008-11-18
target-ppc: fix regression introduced by commit 5729
aurel32
1
-1
/
+1
2008-11-17
TCG variable type checking.
pbrook
1
-328
/
+315
2008-11-10
target-ppc: convert most SPE integer instructions to TCG
aurel32
1
-161
/
+575
2008-11-09
target-ppc: fix TCG argument
aurel32
1
-1
/
+1
2008-11-09
target-ppc: Remove a few TCG temp variable leaks
aurel32
1
-9
/
+19
2008-11-09
target-ppc: fixes for gen_op_neg()
aurel32
1
-15
/
+14
2008-11-09
target-ppc: gen_op_arith_divw() & gen_op_arith_divd fixes
aurel32
1
-39
/
+23
2008-11-09
target-ppc: optimize mullw and make the code more readable
aurel32
1
-12
/
+1
2008-11-09
target-ppc: indentation fixes
aurel32
1
-5
/
+4
[next]