aboutsummaryrefslogtreecommitdiff
path: root/target-ppc/int_helper.c
AgeCommit message (Expand)AuthorFilesLines
2016-10-28target-ppc: implement vnegw/d instructionsNikunj A Dadhania1-0/+12
2016-10-14target-ppc: implement vexts[bh]2w and vexts[bhw]2dNikunj A Dadhania1-0/+15
2016-10-05target-ppc: add vclzlsbb/vctzlsbb instructionsRajalakshmi Srinivasaraghavan1-0/+30
2016-10-05target-ppc: add vector compare not equal instructionsRajalakshmi Srinivasaraghavan1-12/+19
2016-09-23target-ppc: implement darn instructionRavi Bangoria1-0/+16
2016-09-23target-ppc: add vector permute right indexed instructionRajalakshmi Srinivasaraghavan1-0/+23
2016-09-23target-ppc: add vector bit permute doubleword instructionRajalakshmi Srinivasaraghavan1-0/+20
2016-09-23target-ppc: add vector count trailing zeros instructionsRajalakshmi Srinivasaraghavan1-0/+15
2016-09-23target-ppc: add vector extract instructionsRajalakshmi Srinivasaraghavan1-0/+25
2016-09-23target-ppc: add vector insert instructionsRajalakshmi Srinivasaraghavan1-0/+20
2016-09-07target-ppc: add vsrv instructionVivek Andrew Sha1-0/+17
2016-09-07target-ppc: add vslv instructionVivek Andrew Sha1-0/+14
2016-09-07target-ppc: add vcmpnez[b,h,w][.] instructionsSwapnil Bokade1-0/+36
2016-09-07target-ppc: add vabsdu[b,h,w] instructionsSandipan Das1-0/+24
2016-09-07target-ppc: add cmpeqb instructionNikunj A Dadhania1-0/+22
2016-09-07target-ppc: add cnttzw[.] instructionNikunj A Dadhania1-0/+5
2016-09-07target-ppc: add cnttzd[.] instructionSandipan Das1-0/+5
2016-05-19cpu: move exec-all.h inclusion out of cpu.hPaolo Bonzini1-0/+1
2016-01-29ppc: Clean up includesPeter Maydell1-0/+1
2015-09-20target-ppc: fix vcipher, vcipherlast, vncipherlast and vpermxorAurelien Jarno1-5/+14
2015-07-07crypto: move built-in AES implementation into crypto/Daniel P. Berrange1-1/+1
2014-11-04target-ppc: Fix vcmpbfp. Unordered CaseTom Musta1-1/+1
2014-11-04target-ppc: Fix Altivec ShiftsTom Musta1-11/+2
2014-11-04target-ppc: simplify AES emulationAurelien Jarno1-2/+2
2014-11-04ppc: fix result of DLMZB when no zero bytes are foundPaolo Bonzini1-0/+1
2014-11-04ppc: use CRF_* in int_helper.cPaolo Bonzini1-6/+6
2014-09-08target-ppc: Implement mulldo with TCGTom Musta1-27/+0
2014-09-08target-ppc: Bug Fix: sradTom Musta1-1/+1
2014-09-08target-ppc: Bug Fix: mulldo OV DetectionTom Musta1-2/+12
2014-06-16target-ppc: Refactor AES InstructionsTom Musta1-254/+38
2014-05-28tcg: Invert the inclusion of helper.hRichard Henderson1-1/+1
2014-03-19target-ppc: Add missing 'static' and 'const' attributesStefan Weil1-1/+1
2014-03-15misc: Fix typos in commentsStefan Weil1-1/+1
2014-03-05target-ppc: Altivec 2.07: Vector Permute and Exclusive ORTom Musta1-0/+14
2014-03-05target-ppc: Altivec 2.07: Vector SHA Sigma InstructionsTom Musta1-0/+82
2014-03-05target-ppc: Altivec 2.07: AES InstructionsTom Musta1-0/+280
2014-03-05target-ppc: Altivec 2.07: Binary Coded Decimal InstructionsTom Musta1-0/+201
2014-03-05target-ppc: Altivec 2.07: Vector Polynomial Multiply SumTom Musta1-0/+70
2014-03-05target-ppc: Altivec 2.07: Vector Gather Bits by BytesTom Musta1-0/+276
2014-03-05target-ppc: Altivec 2.07: Doubleword ComparesTom Musta1-4/+10
2014-03-05target-ppc: Altivec 2.07: vbpermq InstructionTom Musta1-0/+31
2014-03-05target-ppc: Altivec 2.07: Quadword Addition and SubtracationTom Musta1-0/+185
2014-03-05target-ppc: Altivec 2.07: Vector Doubleword Rotate and Shift InstructionsTom Musta1-0/+4
2014-03-05target-ppc: Altivec 2.07: Change Bit Masks to Support 64-bit Rotates and ShiftsTom Musta1-25/+15
2014-03-05target-ppc: Altivec 2.07: Unpack Signed Word InstructionsTom Musta1-0/+2
2014-03-05target-ppc: Altivec 2.07: Pack Doubleword InstructionsTom Musta1-0/+4
2014-03-05target-ppc: Altivec 2.07: Vector Min/Max Doubleword InstructionsTom Musta1-0/+2
2014-03-05target-ppc: Altivec 2.07: Vector Population Count InstructionsTom Musta1-0/+14
2014-03-05target-ppc: Altivec 2.07: Add Vector Count Leading ZeroesTom Musta1-0/+29
2014-03-05target-ppc: Altivec 2.07: vmuluw InstructionTom Musta1-0/+1
generated by cgit v1.1 at 2024-12-25 05:46:11 +0000