index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-ppc
/
helper_regs.h
Age
Commit message (
Expand
)
Author
Files
Lines
2016-07-18
ppc: Fix support for odd MSR combinations
Benjamin Herrenschmidt
1
-24
/
+22
2016-07-12
Clean up ill-advised or unusual header guards
Markus Armbruster
1
-3
/
+3
2016-07-01
ppc: Enforce setting MSR:EE,IR and DR when MSR:PR is set
Benjamin Herrenschmidt
1
-0
/
+4
2016-06-07
ppc: Batch TLB flushes on 32-bit 6xx/7xx/7xxx in hash mode
Benjamin Herrenschmidt
1
-1
/
+1
2016-06-07
ppc: Properly tag the translation cache based on MMU mode
Benjamin Herrenschmidt
1
-1
/
+1
2016-06-07
ppc: Fix hreg_store_msr() so that non-HV mode cannot alter MSR:HV
Benjamin Herrenschmidt
1
-2
/
+2
2016-05-30
ppc: Do some batching of TCG tlb flushes
Benjamin Herrenschmidt
1
-0
/
+13
2016-05-30
ppc: Use split I/D mmu modes to avoid flushes on interrupts
Benjamin Herrenschmidt
1
-7
/
+47
2014-04-08
PPC: Only enter MSR_POW when no interrupts pending
Alexander Graf
1
-1
/
+1
2014-03-13
cputlb: Change tlb_flush() argument to CPUState
Andreas Färber
1
-1
/
+1
2013-12-20
PPC: Add VSX to hflags
Alexander Graf
1
-1
/
+1
2013-03-12
cpu: Move halted and interrupt_request fields to CPUState
Andreas Färber
1
-4
/
+7
2009-08-16
Replace always_inline with inline
Blue Swirl
1
-5
/
+5
2009-07-16
Update to a hopefully more future proof FSF address
Blue Swirl
1
-2
/
+1
2009-01-04
Update FSF address in GPL/LGPL boilerplate
aurel32
1
-1
/
+1
2008-10-21
target-ppc: Convert XER accesses to TCG
aurel32
1
-18
/
+0
2008-09-04
ppc: cleanup register types
aurel32
1
-1
/
+1
2007-11-17
PowerPC hypervisor mode is not fundamentally available only for PowerPC 64.
j_mayer
1
-8
/
+11
2007-11-17
Always make all PowerPC exception definitions visible.
j_mayer
1
-5
/
+2
2007-11-04
PowerPC 601 need specific callbacks for its BATs setup.
j_mayer
1
-5
/
+14
2007-10-25
Implement power-management for all defined PowerPC CPUs.
j_mayer
1
-23
/
+2
2007-10-25
Gprof prooved the PowerPC emulation spent too much time in MSR load and store
j_mayer
1
-0
/
+142