aboutsummaryrefslogtreecommitdiff
path: root/target-ppc/fpu_helper.c
AgeCommit message (Expand)AuthorFilesLines
2014-06-16powerpc: use float64 for frsqrteTristan Gingold1-3/+0
2014-05-28tcg: Invert the inclusion of helper.hRichard Henderson1-1/+1
2014-04-08target-ppc: Correct VSX Integer to FP ConversionTom Musta1-24/+13
2014-04-08target-ppc: Correct VSX FP to Integer ConversionTom Musta1-21/+15
2014-04-08target-ppc: Correct VSX FP to FP ConversionsTom Musta1-5/+4
2014-04-08target-ppc: Correct VSX Scalar ComparesTom Musta1-6/+7
2014-04-08target-ppc: Correct Simple VSR LE Host InversionsTom Musta1-190/+190
2014-04-08target-ppc: Correct LE Host Inversion of Lower VSRsTom Musta1-4/+4
2014-04-08target-ppc: Define Endian-Correct Accessors for VSR Field AccessTom Musta1-0/+8
2014-04-08target-ppc: Bug: VSX Convert to Integer Should TruncateTom Musta1-1/+2
2014-03-13cpu: Move exception_index field from CPU_COMMON to CPUStateAndreas Färber1-8/+18
2014-03-05target-ppc: Fix Compiler Warnings Due to 64-Bit Constants Declared as ULTom Musta1-22/+22
2014-03-05target-ppc: Add ISA 2.06 ftsqrtTom Musta1-0/+31
2014-03-05target-ppc: Add ISA 2.06 ftdiv InstructionTom Musta1-10/+46
2014-03-05target-ppc: Fix and enable fri[mnpz]Tom Musta1-7/+11
2014-03-05target-ppc: Add ISA 2.06 fcfid[u][s] InstructionsTom Musta1-9/+19
2014-03-05target-ppc: Add ISA2.06 Float to Integer InstructionsTom Musta1-87/+33
2014-03-05target-ppc: Scalar Non-Signalling ConversionsTom Musta1-0/+16
2014-03-05target-ppc: Scalar Round to Single PrecisionTom Musta1-0/+11
2014-03-05target-ppc: VSX Stage 4: Add xscvsxdsp and xscvuxdspTom Musta1-11/+16
2014-03-05target-ppc: VSX Stage 4: Add Scalar SP Fused Multiply-AddsTom Musta1-29/+53
2014-03-05target-ppc: VSX Stage 4: add xsrsqrtespTom Musta1-4/+9
2014-03-05target-ppc: VSX Stage 4: Add xssqrtspTom Musta1-4/+9
2014-03-05target-ppc: VSX Stage 4: Add xsrespTom Musta1-4/+10
2014-03-05target-ppc: VSX Stage 4: Add xsdivspTom Musta1-4/+9
2014-03-05target-ppc: VSX Stage 4: Add xsmulspTom Musta1-4/+9
2014-03-05target-ppc: VSX Stage 4: Add xsaddsp and xssubspTom Musta1-7/+13
2014-03-05target-ppc: Add VSX Rounding InstructionsTom Musta1-0/+68
2014-03-05target-ppc: Add VSX ISA2.06 Integer Conversion InstructionsTom Musta1-0/+107
2014-03-05target-ppc: Add VSX Floating Point to Floating Point Conversion InstructionsTom Musta1-0/+46
2014-03-05target-ppc: Add VSX Vector Compare InstructionsTom Musta1-0/+57
2014-03-05target-ppc: Add VSX xmax/xmin InstructionsTom Musta1-0/+39
2014-03-05target-ppc: Add VSX xscmp*dp InstructionsTom Musta1-0/+39
2014-03-05target-ppc: Add VSX ISA2.06 Multiply Add InstructionsTom Musta1-0/+100
2014-03-05target-ppc: Add VSX ISA2.06 xtsqrt InstructionsTom Musta1-0/+54
2014-03-05target-ppc: Add VSX ISA2.06 xtdiv InstructionsTom Musta1-0/+67
2014-03-05target-ppc: Add VSX ISA2.06 xrsqrte InstructionsTom Musta1-0/+45
2014-03-05target-ppc: Add VSX ISA2.06 xsqrt InstructionsTom Musta1-0/+44
2014-03-05target-ppc: Add VSX ISA2.06 xre InstructionsTom Musta1-0/+35
2014-03-05target-ppc: Add VSX ISA2.06 xdiv InstructionsTom Musta1-0/+49
2014-03-05target-ppc: Add VSX ISA2.06 xmul InstructionsTom Musta1-0/+47
2014-03-05target-ppc: Add VSX ISA2.06 xadd/xsub InstructionsTom Musta1-0/+50
2014-03-05target-ppc: General Support for VSX HelpersTom Musta1-0/+41
2014-03-05target-ppc: Add set_fprf Argument to fload_invalid_op_excp()Tom Musta1-48/+55
2013-04-26target-ppc: add support for extended mtfsf/mtfsfi formsAurelien Jarno1-10/+7
2013-04-26target-ppc: optimize fabs, fnabs, fnegAurelien Jarno1-31/+0
2013-04-26powerpc: correctly handle fpu exceptions.Tristan Gingold1-11/+12
2013-03-22PPC/GDB: handle read and write of fpscrFabien Chouteau1-0/+5
2012-06-24ppc: Add missing breakBlue Swirl1-0/+1
2012-06-24ppc: Avoid AREG0 for FPU and SPE helpersBlue Swirl1-171/+179