index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-ppc
/
excp_helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2015-09-20
target-ppc: Fix SRR0 when taking unaligned exceptions
Anton Blanchard
1
-1
/
+1
2014-09-25
target-ppc: Use cpu_exec_interrupt qom hook
Richard Henderson
1
-2
/
+17
2014-08-25
spapr: Add support for new NMI interface
Alexey Kardashevskiy
1
-0
/
+8
2014-06-16
spapr_hcall: Add address-translation-mode-on-interrupt resource in H_SET_MODE
Alexey Kardashevskiy
1
-2
/
+5
2014-06-16
target-ppc: Add POWER8's FSCR SPR
Alexey Kardashevskiy
1
-0
/
+5
2014-06-05
softmmu: introduce cpu_ldst.h
Paolo Bonzini
1
-0
/
+1
2014-05-28
tcg: Invert the inclusion of helper.h
Richard Henderson
1
-1
/
+1
2014-04-08
PPC: Clean up DECR implementation
Alexander Graf
1
-2
/
+3
2014-03-13
cputlb: Change tlb_flush() argument to CPUState
Andreas Färber
1
-2
/
+2
2014-03-13
exec: Change cpu_abort() argument to CPUState
Andreas Färber
1
-24
/
+24
2014-03-13
cpu-exec: Change cpu_loop_exit() argument to CPUState
Andreas Färber
1
-1
/
+1
2014-03-13
cpu: Move exception_index field from CPU_COMMON to CPUState
Andreas Färber
1
-8
/
+11
2014-02-11
exec: Make ldl_*_phys input an AddressSpace
Edgar E. Iglesias
1
-1
/
+3
2013-12-20
Add MSR VSX and Associated Exception
Tom Musta
1
-0
/
+5
2013-09-03
cpu: Use QTAILQ for CPU list
Andreas Färber
1
-1
/
+1
2013-09-02
target-ppc: USE LPCR_ILE to control exception endian on POWER7
Anton Blanchard
1
-0
/
+10
2013-07-09
cpu: Make first_cpu and next_cpu CPUState
Andreas Färber
1
-3
/
+6
2013-03-12
cpu: Replace do_interrupt() by CPUClass::do_interrupt method
Andreas Färber
1
-3
/
+7
2013-03-12
cpu: Pass CPUState to cpu_interrupt()
Andreas Färber
1
-1
/
+1
2013-03-12
cpu: Move halted and interrupt_request fields to CPUState
Andreas Färber
1
-7
/
+15
2013-01-07
PPC: Bring EPR support closer to reality
Alexander Graf
1
-0
/
+4
2013-01-07
ppc/booke: fix crit/mcheck/debug exceptions
Scott Wood
1
-9
/
+22
2012-10-31
target-ppc: Pass PowerPCCPU to cpu_ppc_hypercall
Andreas Färber
1
-2
/
+2
2012-10-31
target-ppc: Pass PowerPCCPU to powerpc_excp()
Andreas Färber
1
-16
/
+20
2012-06-24
PPC: Add support for MSR_CM
Alexander Graf
1
-4
/
+5
2012-06-24
ppc: Move load and store helpers, switch to AREG0 free mode
Blue Swirl
1
-1
/
+2
2012-06-24
ppc: Move exception helpers from helper.c to excp_helper.c
Blue Swirl
1
-0
/
+745
2012-06-24
ppc: Avoid AREG0 for exception helpers
Blue Swirl
1
-28
/
+32
2012-06-24
ppc: Split exception helpers
Blue Swirl
1
-0
/
+218