index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-ppc
/
cpu.h
Age
Commit message (
Expand
)
Author
Files
Lines
2016-03-24
ppc: Add dummy SPR_IC for POWER8
Benjamin Herrenschmidt
1
-0
/
+1
2016-03-24
ppc: Create cpu_ppc_set_papr() helper
Benjamin Herrenschmidt
1
-0
/
+1
2016-03-24
ppc: Update SPR definitions
Benjamin Herrenschmidt
1
-7
/
+47
2016-03-16
ppc: Add a few more P8 PMU SPRs
Benjamin Herrenschmidt
1
-0
/
+7
2016-03-16
ppc: Define the PSPB register on POWER8
Thomas Huth
1
-0
/
+1
2016-02-23
all: Clean up includes
Peter Maydell
1
-1
/
+0
2016-02-01
target-ppc: mcrfs should always update FEX/VX and only clear exception bits
James Clarke
1
-0
/
+6
2016-01-30
target-ppc: Make every FPSCR_ macro have a corresponding FP_ macro
James Clarke
1
-9
/
+22
2016-01-30
target-ppc: Rework SLB page size lookup
David Gibson
1
-0
/
+1
2016-01-30
target-ppc: rename and export maybe_bswap_register()
Greg Kurz
1
-0
/
+1
2016-01-30
ppc: Clean up error handling in ppc_set_compat()
David Gibson
1
-1
/
+1
2015-11-30
target-ppc: Move the FPSCR bit update macros to cpu.h
Madhavan Srinivasan
1
-0
/
+21
2015-11-11
ppc: Add/Re-introduce MMU model definitions needed by PR KVM
Bharata B Rao
1
-0
/
+6
2015-10-23
ppc/spapr: Add "ibm,pa-features" property to the device-tree
Benjamin Herrenschmidt
1
-0
/
+1
2015-10-23
ppc: Add mmu_model defines for arch 2.03 and 2.07
Benjamin Herrenschmidt
1
-5
/
+5
2015-10-07
target-*: Drop cpu_gen_code define
Richard Henderson
1
-1
/
+0
2015-09-25
ppc: Rename ELF_MACHINE to be PPC specific
Peter Crosthwaite
1
-2
/
+2
2015-09-11
tlb: Add "ifetch" argument to cpu_mmu_index()
Benjamin Herrenschmidt
1
-1
/
+1
2015-07-09
cpu-exec: Purge all uses of ENV_GET_CPU()
Peter Crosthwaite
1
-1
/
+1
2015-04-28
Convert (ffs(val) - 1) to ctz32(val)
Stefan Hajnoczi
1
-2
/
+2
2015-03-10
cpu: Make cpu_init() return QOM CPUState object
Eduardo Habkost
1
-8
/
+1
2015-03-09
PPC: Introduce the Virtual Time Base (VTB) SPR register
Cyril Bur
1
-0
/
+1
2015-03-09
target-ppc: Use right page size with hash table lookup
Aneesh Kumar K.V
1
-0
/
+1
2015-01-20
exec.c: Drop TARGET_HAS_ICE define and checks
Peter Maydell
1
-2
/
+0
2015-01-10
Merge remote-tracking branch 'remotes/agraf/tags/signed-ppc-for-upstream' int...
Peter Maydell
1
-1
/
+25
2015-01-07
target-ppc: Introduce TEXASRU Bit Fields
Tom Musta
1
-0
/
+20
2015-01-07
target-ppc: Introduce Feature Flag for Transactional Memory
Tom Musta
1
-0
/
+2
2015-01-07
target-ppc: Introduce Instruction Type for Transactional Memory
Tom Musta
1
-1
/
+3
2014-12-23
target-ppc: pass DisasContext to SPR generator functions
Paolo Bonzini
1
-6
/
+7
2014-11-04
target-ppc: Use macros in opcodes table handling code
Bharata B Rao
1
-1
/
+2
2014-11-04
target-ppc : Allow fc[tf]id[*] mnemonics for non TARGET_PPC64
Pierre Mallard
1
-1
/
+4
2014-09-25
target-ppc: Use cpu_exec_interrupt qom hook
Richard Henderson
1
-1
/
+0
2014-06-29
target-ppc: enable virtio endian ambivalent support
Greg Kurz
1
-0
/
+2
2014-06-27
target-ppc: Add DFP to Emulated Instructions Flag
Tom Musta
1
-1
/
+1
2014-06-16
spapr_hcall: Add address-translation-mode-on-interrupt resource in H_SET_MODE
Alexey Kardashevskiy
1
-1
/
+3
2014-06-16
target-ppc: Add POWER8's Event Based Branch (EBB) control SPRs
Alexey Kardashevskiy
1
-0
/
+7
2014-06-16
KVM: target-ppc: Enable TM state migration
Alexey Kardashevskiy
1
-0
/
+14
2014-06-16
target-ppc: Add POWER8's TM SPRs
Alexey Kardashevskiy
1
-0
/
+10
2014-06-16
target-ppc: Add POWER8's MMCR2/MMCRS SPRs
Alexey Kardashevskiy
1
-0
/
+3
2014-06-16
target-ppc: Add POWER8's FSCR SPR
Alexey Kardashevskiy
1
-0
/
+16
2014-06-16
target-ppc: Add POWER8's TIR SPR
Alexey Kardashevskiy
1
-0
/
+1
2014-06-16
target-ppc: Add HID4 SPR for PPC970
Alexey Kardashevskiy
1
-0
/
+1
2014-06-16
target-ppc: Add PMC7/8 to 970 class
Alexey Kardashevskiy
1
-0
/
+4
2014-06-16
target-ppc: Add "POWER" prefix to MMCRA PMU registers
Alexey Kardashevskiy
1
-1
/
+2
2014-06-16
target-ppc: Copy and split gen_spr_7xx() for 970
Alexey Kardashevskiy
1
-0
/
+20
2014-06-16
target-ppc: Merge 970FX and 970MP into a single 970 class
Alexey Kardashevskiy
1
-0
/
+5
2014-06-16
target-ppc: Rename 7XX/60x/74XX/e600 PMU SPRs
Alexey Kardashevskiy
1
-20
/
+20
2014-06-16
PPC: e500: Merge 32 and 64 bit SPE emulation
Alexander Graf
1
-4
/
+0
2014-06-16
spapr: Limit threads per core according to current compatibility mode
Alexey Kardashevskiy
1
-0
/
+1
2014-06-16
target-ppc: Implement "compat" CPU option
Alexey Kardashevskiy
1
-0
/
+11
[next]