| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2012-09-27 | Emit debug_insn for CPU_LOG_TB_OP_OPT as well. | Richard Henderson | 1 | -1/+1 |
| 2012-07-27 | target-or32: Add linux user support | Jia Liu | 1 | -0/+12 |
| 2012-07-27 | target-or32: Add system instructions | Jia Liu | 5 | -1/+321 |
| 2012-07-27 | target-or32: Add timer support | Jia Liu | 1 | -0/+22 |
| 2012-07-27 | target-or32: Add PIC support | Jia Liu | 1 | -0/+3 |
| 2012-07-27 | target-or32: Add instruction translation | Jia Liu | 1 | -0/+1734 |
| 2012-07-27 | target-or32: Add float instruction helpers | Jia Liu | 3 | -1/+335 |
| 2012-07-27 | target-or32: Add int instruction helpers | Jia Liu | 3 | -1/+85 |
| 2012-07-27 | target-or32: Add exception support | Jia Liu | 5 | -2/+89 |
| 2012-07-27 | target-or32: Add interrupt support | Jia Liu | 5 | -2/+134 |
| 2012-07-27 | target-or32: Add MMU support | Jia Liu | 3 | -2/+303 |
| 2012-07-27 | target-or32: Add target stubs and QOM cpu | Jia Liu | 8 | -0/+792 |
 |
index : riscv-gnu-toolchain/qemu.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |
path: root/target-openrisc