index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-openrisc
/
cpu.h
Age
Commit message (
Expand
)
Author
Files
Lines
2013-06-28
cpu: Turn cpu_dump_{state,statistics}() into CPUState hooks
Andreas Färber
1
-0
/
+2
2013-06-28
target-openrisc: Register VMStateDescription for OpenRISCCPU
Andreas Färber
1
-0
/
+2
2013-03-12
cpu: Replace do_interrupt() by CPUClass::do_interrupt method
Andreas Färber
1
-1
/
+1
2013-03-12
cpu: Move halted and interrupt_request fields to CPUState
Andreas Färber
1
-3
/
+1
2013-03-03
cpu: Introduce ENV_OFFSET macros
Andreas Färber
1
-0
/
+2
2013-02-16
target-openrisc: Update OpenRISCCPU to QOM realizefn
Andreas Färber
1
-2
/
+2
2012-12-19
fpu: move public header file to include/fpu
Paolo Bonzini
1
-1
/
+1
2012-12-19
qom: move include files to include/qom/
Paolo Bonzini
1
-1
/
+1
2012-12-19
exec: move include files to include/exec/
Paolo Bonzini
1
-3
/
+3
2012-12-19
qapi: move include files to include/qobject/
Paolo Bonzini
1
-1
/
+1
2012-11-24
target-openrisc: remove conflicting definitions from cpu.h
Aurelien Jarno
1
-18
/
+0
2012-10-31
cpus: Pass CPUState to [qemu_]cpu_has_work()
Andreas Färber
1
-1
/
+3
2012-10-23
Rename target_phys_addr_t to hwaddr
Avi Kivity
1
-5
/
+5
2012-07-27
target-or32: Add linux user support
Jia Liu
1
-0
/
+12
2012-07-27
target-or32: Add system instructions
Jia Liu
1
-0
/
+3
2012-07-27
target-or32: Add timer support
Jia Liu
1
-0
/
+22
2012-07-27
target-or32: Add PIC support
Jia Liu
1
-0
/
+3
2012-07-27
target-or32: Add interrupt support
Jia Liu
1
-1
/
+7
2012-07-27
target-or32: Add MMU support
Jia Liu
1
-1
/
+78
2012-07-27
target-or32: Add target stubs and QOM cpu
Jia Liu
1
-0
/
+335