aboutsummaryrefslogtreecommitdiff
path: root/target-mips
AgeCommit message (Expand)AuthorFilesLines
2008-05-30Fix typo.pbrook1-1/+1
2008-05-30Move clone() register setup to target specific code. Handle fork-like clone.pbrook1-0/+10
2008-05-30Fix for 32-bit MIPS.ths1-9/+10
2008-05-29Avoid qemu SIGFPE for MIPS DIV, by Richard Sandiford.ths1-14/+10
2008-05-29Fix truncate/extend reversal in MIPS DIV{, U} handling, by Richard Sandiford.ths1-8/+8
2008-05-29Fix modulus result from MIPS DDIV & avoid overflowing division,ths1-9/+14
2008-05-29Push common interrupt variables to cpu-defs.h (Glauber Costa)bellard1-2/+0
2008-05-28moved halted field to CPU_COMMONbellard1-2/+0
2008-05-28Honour current_tc for MIPS M{T,F}{HI,LO}, by Richard Sandiford.ths3-45/+46
2008-05-25Fix off-by-one unwinding error.pbrook1-6/+0
2008-05-24Fix mov[tf].ps handling for MIPS, by Richard Sandiford.ths2-6/+10
2008-05-24Un-break MIPS conditional moves, by Richard Sandiford.ths1-15/+17
2008-05-24Fix ARM conditional branch bug.pbrook1-24/+24
2008-05-23Swithc some MIPS CP0 accesses to TCG.ths2-451/+194
2008-05-23Switch MIPS movf/movt to TCG.ths2-23/+22
2008-05-23Fix build failure for MIPS64 targets on 64-bit hosts.ths1-1/+2
2008-05-22Delete dead code.ths2-31/+0
2008-05-22Switch MIPS branch handling to TCG, and clean out pointless wrapperths2-450/+286
2008-05-21Switch MIPS clo/clz and the condition tests to TCG.ths4-74/+80
2008-05-21Switch MIPS movn/movz to TCG.ths2-16/+14
2008-05-18Add file left out from previous commit.ths1-0/+3
2008-05-18Switch most MIPS logical and arithmetic instructions to TCG.ths4-577/+436
2008-05-18Fix local register cache handling.ths1-4/+13
2008-05-10fixed do_restore_state()bellard1-5/+7
2008-05-07Be more economical with local temporaries.ths1-2/+44
2008-05-07Mention missing CPU save/restore.ths1-0/+1
2008-05-07Delete redundant prototype.ths1-2/+0
2008-05-07Delete more obsolete dyngen ops.ths1-115/+0
2008-05-07Delete obsolete MIPS dyngen ops.ths2-156/+0
2008-05-06Convert some MIPS load/store instructions to TCG.ths3-109/+175
2008-05-06Enable 64-bit FPU only for NewABI. Spotted by Vince Weaver.ths1-0/+2
2008-05-06Use TCG for MIPS GPR moves.ths4-42/+83
2008-05-06Fix MIPS64 branches. Funny how this survived testing.ths1-1/+1
2008-05-05Really really revert commit r4343aurel321-0/+4
2008-05-05Really revert commit r4343aurel321-2/+0
2008-05-05Don't stop translation for mtc0 compareaurel321-2/+0
2008-05-04remove target ifdefs from vl.caurel321-0/+22
2008-05-04Simplify mips branch handling. Retire T2 from use. Use TCG for branches.ths5-77/+55
2008-05-03Fix MIPS MT GPR accesses, thanks Stefan Weil.ths2-10/+10
2008-04-28Factorize code in translate.caurel321-0/+8
2008-04-11Remove osdep.c/qemu-img code duplicationaurel321-0/+1
2008-03-29Fix infinite loop when invalidating TLB, by Herve Poussineau.ths1-1/+1
2008-02-12Make MIPS MT implementation more cache friendly.ths5-59/+59
2008-02-01use the TCG code generatorbellard2-55/+6
2008-01-09Fix typo which broke MIPS32R2 64-bit FPU support.ths1-1/+1
2008-01-08Fix broken absoluteness check for cabs.d.*.ths1-2/+2
2008-01-04Handle some more exception types.ths1-29/+43
2008-01-03Fix exception debug output.ths1-39/+36
2007-12-30MIPS COP1X (and related) instructions, by Richard Sandiford.ths3-18/+74
2007-12-28Set FCR0.F64 for MIPS64R2-generic, by Richard Sandiford.ths1-3/+3