index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-mips
/
translate.c
Age
Commit message (
Expand
)
Author
Files
Lines
2008-09-22
Use concet TCG instructions in the MIPS target.
ths
1
-24
/
+4
2008-09-21
Add concat_i32_i64 op.
pbrook
1
-17
/
+6
2008-09-18
Use TCG registers for most CPU register accesses.
ths
1
-17
/
+52
2008-09-18
Move the active FPU registers into env again, and use more TCG registers
ths
1
-40
/
+55
2008-09-05
TCG fixes for target-mips
aurel32
1
-26
/
+27
2008-08-23
MIPS: don't free TCG temporary variable twice
aurel32
1
-2
/
+0
2008-08-01
Delete unused variable.
ths
1
-1
/
+0
2008-07-23
Less hardcoding of TARGET_USER_ONLY.
ths
1
-51
/
+53
2008-07-21
A bunch of minor code improvements in the MIPS target.
ths
1
-20
/
+9
2008-07-21
Fix logging output for MIPS HI, LO registers, by Stefan Weil.
ths
1
-1
/
+2
2008-07-20
Simplify conditional FP moves.
ths
1
-10
/
+5
2008-07-18
Small cleanup of gen_intermediate_code(_internal), by Laurent Desnogues.
ths
1
-7
/
+5
2008-07-09
Use temporary registers for the MIPS FPU emulation.
ths
1
-542
/
+1174
2008-07-05
Fix typo in comment.
ths
1
-1
/
+1
2008-07-01
Static'ify some functions, and use standard inline in translate.c.
ths
1
-22
/
+22
2008-07-01
Delete duplicate code.
ths
1
-3
/
+0
2008-06-30
Spelling fixes, spotted by Stuart Brady.
ths
1
-2
/
+2
2008-06-30
Make bcond and btarget TCG registers.
ths
1
-73
/
+43
2008-06-29
Remove unnecessary helper arguments, and fix some typos.
ths
1
-11
/
+21
2008-06-29
Add missing file. Fix spelling errors.
pbrook
1
-1
/
+0
2008-06-29
Add instruction counter.
pbrook
1
-0
/
+51
2008-06-27
Avoid unused input arguments which triggered tcg errors. Spotted by
ths
1
-6
/
+6
2008-06-27
More efficient target register / TC accesses.
ths
1
-63
/
+35
2008-06-24
Remove remaining uses of T0 in the MIPS target.
ths
1
-378
/
+400
2008-06-24
T1 is now dead.
ths
1
-4
/
+1
2008-06-24
Reduce use of fixed registers a bit more.
ths
1
-329
/
+356
2008-06-24
Use temporaries instead of fixed registers for some instructions.
ths
1
-293
/
+398
2008-06-23
Pass T0/T1 explicitly to helper functions, and clean up a few dyngen
ths
1
-405
/
+466
2008-06-20
Convert unaligned load/store to TCG.
ths
1
-39
/
+16
2008-06-20
Convert vr54xx multiply instructions to TCG.
ths
1
-14
/
+14
2008-06-19
Convert remaining MIPS FP instructions to TCG.
ths
1
-71
/
+332
2008-06-12
Switch the standard multiplication instructions to TCG.
ths
1
-8
/
+152
2008-06-12
Switch bitfield instructions and assorted special ops to TCG.
ths
1
-45
/
+47
2008-06-12
TCGify the simplest FP instructions.
ths
1
-14
/
+14
2008-06-12
TCGify a few more instructions.
ths
1
-12
/
+28
2008-06-11
Call most FP helpers without deroute through op.c
ths
1
-81
/
+82
2008-06-11
Switch most MIPS FP load/stores to TCG.
ths
1
-428
/
+426
2008-06-11
Avoid gen_opc_buf overflow.
ths
1
-2
/
+6
2008-06-11
Free some more temporaries.
ths
1
-16
/
+11
2008-06-11
Move FP TNs to cpu env.
ths
1
-3
/
+3
2008-06-10
Fix data type mixup, spotted by malc.
ths
1
-10
/
+4
2008-06-09
Switch remaining CP0 instructions to TCG or helper functions.
ths
1
-244
/
+272
2008-06-08
Register helper functions.
ths
1
-0
/
+5
2008-06-05
Free constant temporaries.
ths
1
-2
/
+20
2008-06-04
Explicitly free temporaries.
ths
1
-160
/
+130
2008-06-04
Remove the temporaries cache of the MIPS target.
ths
1
-83
/
+46
2008-06-04
Fix pointer calculation for MIPS64 targets.
ths
1
-6
/
+6
2008-06-04
Delete duplicate code.
ths
1
-3
/
+0
2008-06-02
Fix type mismatch.
ths
1
-2
/
+2
2008-06-02
Fix argument order.
ths
1
-2
/
+2
[next]