index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-mips
/
op_helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2016-01-23
mips: Clean up includes
Peter Maydell
1
-1
/
+1
2016-01-23
target-mips: silence NaNs for cvt.s.d and cvt.d.s
Aurelien Jarno
1
-0
/
+2
2015-11-24
target-mips: flush QEMU TLB when disabling 64-bit addressing
Leon Alrae
1
-13
/
+0
2015-10-30
target-mips: add PC, XNP reg numbers to RDHWR
Yongbok Kim
1
-29
/
+35
2015-09-18
target-mips: improve exception handling
Pavel Dovgaluk
1
-113
/
+141
2015-09-18
target-mips: Fix RDHWR on CP0.Count
Alex Smith
1
-2
/
+7
2015-09-11
tlb: Add "ifetch" argument to cpu_mmu_index()
Benjamin Herrenschmidt
1
-2
/
+2
2015-08-13
target-mips: Use CPU_LOG_INT for logging related to interrupts
Richard Henderson
1
-1
/
+2
2015-07-28
target-mips: fix offset calculation for Interrupts
Yongbok Kim
1
-2
/
+0
2015-07-15
target-mips: correct DERET instruction
Leon Alrae
1
-2
/
+1
2015-07-15
target-mips: fix ASID synchronisation for MIPS MT
Aurelien Jarno
1
-1
/
+1
2015-06-12
target-mips: add CP0.PageGrain.ELPA support
Leon Alrae
1
-7
/
+12
2015-06-12
target-mips: support Page Frame Number Extension field
Leon Alrae
1
-6
/
+26
2015-06-12
target-mips: extend selected CP0 registers to 64-bits in MIPS32
Leon Alrae
1
-4
/
+4
2015-06-11
target-mips: add ERETNC instruction and Config5.LLB bit
Leon Alrae
1
-1
/
+11
2015-06-11
target-mips: Misaligned memory accesses for MSA
Yongbok Kim
1
-66
/
+77
2015-06-11
target-mips: add Config5.FRE support allowing Status.FR=0 emulation
Leon Alrae
1
-0
/
+34
2015-02-13
target-mips: ll and lld cause AdEL exception for unaligned address
Leon Alrae
1
-3
/
+7
2015-01-20
target-mips: Don't use _raw load/store accessors
Peter Maydell
1
-2
/
+2
2014-12-16
target-mips: Add missing calls to synchronise SoftFloat status
Maciej W. Rozycki
1
-12
/
+0
2014-12-16
target-mips: Also apply the CP0.Status mask to MTTC0
Maciej W. Rozycki
1
-1
/
+2
2014-12-16
target-mips: Fix CP0.Config3.ISAOnExc write accesses
Maciej W. Rozycki
1
-0
/
+8
2014-12-16
target-mips: Correct the writes to Status and Cause registers via gdbstub
Maciej W. Rozycki
1
-84
/
+7
2014-12-16
target-mips: Correct the handling of writes to CP0.Status for MIPSr6
Maciej W. Rozycki
1
-2
/
+4
2014-12-16
target-mips: Restore the order of helpers
Maciej W. Rozycki
1
-159
/
+160
2014-12-16
target-mips: Remove unused `FLOAT_OP' macro
Maciej W. Rozycki
1
-2
/
+0
2014-12-16
target-mips: Make `helper_float_cvtw_s' consistent with the remaining helpers
Maciej W. Rozycki
1
-1
/
+1
2014-11-03
target-mips: add MSA MI10 format instructions
Yongbok Kim
1
-4
/
+80
2014-11-03
target-mips: remove duplicated mips/ieee mapping function
Yongbok Kim
1
-2
/
+2
2014-11-03
target-mips: add MSA defines and data structure
Yongbok Kim
1
-0
/
+1
2014-11-03
target-mips: add restrictions for possible values in registers
Leon Alrae
1
-17
/
+53
2014-11-03
target-mips: add BadInstr and BadInstrP support
Leon Alrae
1
-2
/
+15
2014-11-03
target-mips: add TLBINV support
Leon Alrae
1
-7
/
+58
2014-11-03
target-mips: update PageGrain and m{t,f}c0 EntryLo{0,1}
Leon Alrae
1
-3
/
+22
2014-11-03
target-mips: add RI and XI fields to TLB entry
Leon Alrae
1
-0
/
+8
2014-10-24
target-mips: add ULL suffix in bitswap to avoid compiler warning
Leon Alrae
1
-6
/
+6
2014-10-14
target-mips/op_helper.c: Remove unused do_lbu() function
Peter Maydell
1
-1
/
+0
2014-10-14
target-mips: add new Floating Point Comparison instructions
Yongbok Kim
1
-0
/
+111
2014-10-14
target-mips: add new Floating Point instructions
Leon Alrae
1
-0
/
+104
2014-10-13
target-mips: add ALIGN, DALIGN, BITSWAP and DBITSWAP instructions
Yongbok Kim
1
-0
/
+23
2014-08-07
target-mips: Ignore unassigned accesses with KVM
James Hogan
1
-0
/
+11
2014-06-18
target-mips: implement UserLocal Register
Petar Jovanovic
1
-1
/
+13
2014-06-05
softmmu: introduce cpu_ldst.h
Paolo Bonzini
1
-5
/
+1
2014-06-05
softmmu: commonize helper definitions
Paolo Bonzini
1
-14
/
+0
2014-06-05
softmmu: move ALIGNED_ONLY to cpu.h
Paolo Bonzini
1
-1
/
+0
2014-06-05
softmmu: make do_unaligned_access a method of CPU
Paolo Bonzini
1
-6
/
+5
2014-05-28
tcg: Invert the inclusion of helper.h
Richard Henderson
1
-1
/
+1
2014-03-27
target-mips: Avoid shifting left into sign bit
Peter Maydell
1
-1
/
+1
2014-03-13
cputlb: Change tlb_flush() argument to CPUState
Andreas Färber
1
-1
/
+3
2014-03-13
exec: Change cpu_abort() argument to CPUState
Andreas Färber
1
-2
/
+9
[next]