| Age | Commit message (Expand) | Author | Files | Lines |
|---|
| 2007-05-08 | Work around gcc's mips define, spotted by Stefan Weil. | ths | 1 | -12/+12 |
| 2007-05-07 | MIPS 64-bit FPU support, plus some collateral bugfixes in the | ths | 1 | -202/+718 |
| 2007-04-17 | Choose number of TLBs at runtime, by Herve Poussineau. | ths | 1 | -2/+2 |
| 2007-04-15 | Don't use T2 for INS, it conflicts with branch delay slot handling. | ths | 1 | -2/+2 |
| 2007-04-15 | Fix qemu SIGFPE caused by division-by-zero due to underflow. | ths | 1 | -12/+11 |
| 2007-04-14 | Restart interrupts after an exception. | ths | 1 | -1/+14 |
| 2007-04-13 | Another fix for CP0 Cause register handling. | ths | 1 | -1/+1 |
| 2007-04-11 | More Context/Xcontext fixes. Ifdef some 64bit-only ops, they may | ths | 1 | -9/+5 |
| 2007-04-09 | Fix CP0_IntCtl handling. | ths | 1 | -2/+3 |
| 2007-04-09 | Proper handling of reserved bits in the context register. | ths | 1 | -1/+1 |
| 2007-04-09 | Mark watchpoint features as unimplemented. | ths | 1 | -3/+8 |
| 2007-04-09 | Fix exception handling cornercase for rdhwr. | ths | 1 | -26/+4 |
| 2007-04-07 | Fix ins/ext cornercase. | ths | 1 | -4/+4 |
| 2007-04-06 | Save state for all CP0 instructions, they may throw a CPU exception. | ths | 1 | -5/+17 |
| 2007-04-05 | Fix rotr immediate ops, mask shift/rotate arguments to their allowed | ths | 1 | -11/+8 |
| 2007-04-05 | Fix RDHWR handling. Code formatting. Don't use *_direct versions to raise | ths | 1 | -19/+49 |
| 2007-04-01 | Actually enable 64bit configuration. | ths | 1 | -5/+5 |
| 2007-03-30 | Sanitize mips exception handling. | ths | 1 | -24/+27 |
| 2007-03-23 | Fix enough FPU/R2 support to get 24Kf going. | ths | 1 | -1/+13 |
| 2007-03-18 | Fix BD flag handling, cause register contents, implement some more bits | ths | 1 | -1/+6 |
| 2007-03-02 | MIPS Userland TLS register emulation, by Daniel Jacobowitz. | ths | 1 | -0/+7 |
| 2007-02-28 | MIPS FPU dynamic activation, part 1, by Herve Poussineau. | ths | 1 | -9/+0 |
| 2007-02-27 | Fix mips FPU emulation, 32 bit data types are allowed to use odd registers. | ths | 1 | -1/+1 |
| 2007-02-18 | Fix sign-extension of VPN field in TLB, by Herve Poussineau. | ths | 1 | -1/+1 |
| 2007-01-24 | EBase is limited to KSEG0/KSEG1 even on 64bit CPUs. | ths | 1 | -17/+2 |
| 2007-01-24 | Reworking MIPS interrupt handling, by Aurelien Jarno. | ths | 1 | -51/+11 |
| 2007-01-23 | Implementing dmfc/dmtc. | ths | 1 | -45/+191 |
| 2007-01-01 | Fix bad data type. | ths | 1 | -1/+1 |
| 2006-12-21 | Scrap SIGN_EXTEND32. | ths | 1 | -51/+51 |
| 2006-12-21 | Preliminiary MIPS64 support, disabled by default due to performance impact. | ths | 1 | -89/+407 |
| 2006-12-07 | Fix build of MIPS target without FPU support. | ths | 1 | -0/+2 |
| 2006-12-06 | Add MIPS32R2 instructions, and generally straighten out the instruction | ths | 1 | -15/+345 |
| 2006-12-06 | Dynamically translate MIPS mtc0 instructions. | ths | 1 | -2/+178 |
| 2006-12-06 | Dynamically translate MIPS mfc0 instructions. | ths | 1 | -2/+160 |
| 2006-11-12 | MIPS FPU fixes (Daniel Jacobowitz). | pbrook | 1 | -1/+1 |
| 2006-10-29 | compilation fix | bellard | 1 | -2/+1 |
| 2006-10-23 | add support for cvt.s.d and cvt.d.s (Aurelien Jarno) | bellard | 1 | -0/+12 |
| 2006-06-26 | consistent update of ERL and EXL | bellard | 1 | -0/+2 |
| 2006-06-14 | MIPS FPU support (Marius Goeger) | bellard | 1 | -0/+485 |
| 2006-04-23 | MIPS single stepping fix (Dirk Behme) | bellard | 1 | -1/+1 |
| 2006-04-23 | Fix overflow conditions for MIPS add / subtract (Stefan Weil) | bellard | 1 | -2/+4 |
| 2005-12-05 | MIPS fixes (Daniel Jacobowitz) | bellard | 1 | -6/+16 |
| 2005-10-30 | suppressed JUMP_TB (Paul Brook) | bellard | 1 | -25/+13 |
| 2005-07-02 | moved CALL_FROM_TBx definitions | bellard | 1 | -0/+24 |
| 2005-07-02 | fixed eret insn (Ralf Baechle) | bellard | 1 | -2/+5 |
| 2005-07-02 | MIPS target (Jocelyn Mayer) | bellard | 1 | -0/+641 |
