aboutsummaryrefslogtreecommitdiff
path: root/target-mips/helper.c
AgeCommit message (Expand)AuthorFilesLines
2007-05-13Full MIPS64 MMU implementation, by Aurelien Jarno.ths1-5/+46
2007-05-13MMU code improvements, by Aurelien Jarno.ths1-12/+10
2007-05-13MIPS TLB style selection at runtime, by Herve Poussineau.ths1-31/+41
2007-05-09Preliminary MIPS 64-bit MMU implementation, by Aurelien Jarno.ths1-5/+57
2007-05-07MIPS 64-bit FPU support, plus some collateral bugfixes in theths1-0/+3
2007-05-07Clear BD slot on next exception if appropriate.ths1-0/+4
2007-04-13Another fix for CP0 Cause register handling.ths1-1/+1
2007-04-07cpu_get_phys_page_debug should return target_phys_addr_tj_mayer1-2/+2
2007-04-06Fix handling of ADES exceptions.ths1-1/+3
2007-04-05fix branch delay slot cornercases.ths1-1/+1
2007-04-05Handle EBase properly.ths1-1/+1
2007-03-30Squash logic bugs while they are fresh...ths1-1/+0
2007-03-30Sanitize mips exception handling.ths1-25/+20
2007-03-18Fix BD flag handling, cause register contents, implement some more bitsths1-3/+11
2007-02-20Replace TLSZ with TARGET_FMT_lx.ths1-6/+6
2007-02-18Fix sign-extension of VPN field in TLB, by Herve Poussineau.ths1-1/+1
2007-01-22Fix PageMask handling, second part.ths1-14/+33
2007-01-21Bring TLB / PageSize handling in line with real hardware behaviour.ths1-17/+5
2007-01-03moved invalidate_tlb() to helper.c as a work around for gcc 3.2.2 bug - suppr...bellard1-0/+41
2006-12-21Scrap SIGN_EXTEND32.ths1-10/+10
2006-12-21Preliminiary MIPS64 support, disabled by default due to performance impact.ths1-17/+17
2006-12-10Handle invalid accesses as SIGILL for mips/mipsel userland emulation.ths1-0/+7
2006-12-07Fix reset handling, CP0 isn't enabled by default (a fact which doesn'tths1-35/+20
2006-12-06Add MIPS32R2 instructions, and generally straighten out the instructionths1-6/+0
2006-12-06MIPS TLB performance improvements, by Daniel Jacobowitz.ths1-1/+1
2006-06-26consistent update of ERL and EXLbellard1-1/+3
2006-06-14use constants for TLB handling (Thiemo Seufer)bellard1-32/+35
2006-05-22fix wrong bitmasks for CP0_Context and CP0_EntryHi (Thiemo Seufer)bellard1-1/+1
2006-05-22cosmetics (Thiemo Seufer)bellard1-4/+4
2006-05-22mips cleanup (Thiemo Seufer)bellard1-2/+0
2006-03-11Clear MIPS_HFLAG_BMASK for ErrorEPC (Thiemo Seufer).pbrook1-0/+1
2006-03-11e bitfields in mips TLB structures (Thiemo Seufer).pbrook1-6/+5
2005-12-05MIPS fixes (Daniel Jacobowitz)bellard1-7/+14
2005-07-04correct split between helper.c and op_helper.c - cosmeticsbellard1-48/+10
2005-07-02TLB reload exception vector (Ralf Baechle)bellard1-0/+3
2005-07-02fixed c0_context in tlb exception (Ralf Baechle)bellard1-3/+3
2005-07-02use MIPS_TLB_NB constant (Ralf Baechle)bellard1-1/+1
2005-07-02remove nonsense exception code (Ralf Baechle)bellard1-3/+0
2005-07-02MIPS_USES_R4K_TLB typobellard1-12/+11
2005-07-02MIPS target (Jocelyn Mayer)bellard1-0/+461