index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-mips
/
helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2007-05-07
MIPS 64-bit FPU support, plus some collateral bugfixes in the
ths
1
-0
/
+3
2007-05-07
Clear BD slot on next exception if appropriate.
ths
1
-0
/
+4
2007-04-13
Another fix for CP0 Cause register handling.
ths
1
-1
/
+1
2007-04-07
cpu_get_phys_page_debug should return target_phys_addr_t
j_mayer
1
-2
/
+2
2007-04-06
Fix handling of ADES exceptions.
ths
1
-1
/
+3
2007-04-05
fix branch delay slot cornercases.
ths
1
-1
/
+1
2007-04-05
Handle EBase properly.
ths
1
-1
/
+1
2007-03-30
Squash logic bugs while they are fresh...
ths
1
-1
/
+0
2007-03-30
Sanitize mips exception handling.
ths
1
-25
/
+20
2007-03-18
Fix BD flag handling, cause register contents, implement some more bits
ths
1
-3
/
+11
2007-02-20
Replace TLSZ with TARGET_FMT_lx.
ths
1
-6
/
+6
2007-02-18
Fix sign-extension of VPN field in TLB, by Herve Poussineau.
ths
1
-1
/
+1
2007-01-22
Fix PageMask handling, second part.
ths
1
-14
/
+33
2007-01-21
Bring TLB / PageSize handling in line with real hardware behaviour.
ths
1
-17
/
+5
2007-01-03
moved invalidate_tlb() to helper.c as a work around for gcc 3.2.2 bug - suppr...
bellard
1
-0
/
+41
2006-12-21
Scrap SIGN_EXTEND32.
ths
1
-10
/
+10
2006-12-21
Preliminiary MIPS64 support, disabled by default due to performance impact.
ths
1
-17
/
+17
2006-12-10
Handle invalid accesses as SIGILL for mips/mipsel userland emulation.
ths
1
-0
/
+7
2006-12-07
Fix reset handling, CP0 isn't enabled by default (a fact which doesn't
ths
1
-35
/
+20
2006-12-06
Add MIPS32R2 instructions, and generally straighten out the instruction
ths
1
-6
/
+0
2006-12-06
MIPS TLB performance improvements, by Daniel Jacobowitz.
ths
1
-1
/
+1
2006-06-26
consistent update of ERL and EXL
bellard
1
-1
/
+3
2006-06-14
use constants for TLB handling (Thiemo Seufer)
bellard
1
-32
/
+35
2006-05-22
fix wrong bitmasks for CP0_Context and CP0_EntryHi (Thiemo Seufer)
bellard
1
-1
/
+1
2006-05-22
cosmetics (Thiemo Seufer)
bellard
1
-4
/
+4
2006-05-22
mips cleanup (Thiemo Seufer)
bellard
1
-2
/
+0
2006-03-11
Clear MIPS_HFLAG_BMASK for ErrorEPC (Thiemo Seufer).
pbrook
1
-0
/
+1
2006-03-11
e bitfields in mips TLB structures (Thiemo Seufer).
pbrook
1
-6
/
+5
2005-12-05
MIPS fixes (Daniel Jacobowitz)
bellard
1
-7
/
+14
2005-07-04
correct split between helper.c and op_helper.c - cosmetics
bellard
1
-48
/
+10
2005-07-02
TLB reload exception vector (Ralf Baechle)
bellard
1
-0
/
+3
2005-07-02
fixed c0_context in tlb exception (Ralf Baechle)
bellard
1
-3
/
+3
2005-07-02
use MIPS_TLB_NB constant (Ralf Baechle)
bellard
1
-1
/
+1
2005-07-02
remove nonsense exception code (Ralf Baechle)
bellard
1
-3
/
+0
2005-07-02
MIPS_USES_R4K_TLB typo
bellard
1
-12
/
+11
2005-07-02
MIPS target (Jocelyn Mayer)
bellard
1
-0
/
+461