index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-mips
/
cpu.h
Age
Commit message (
Expand
)
Author
Files
Lines
2011-12-02
fix spelling in target sub directory
Dong Xu Wang
1
-1
/
+1
2011-09-06
mips: Support the MT TCStatus IXMT irq disable flag
Edgar E. Iglesias
1
-0
/
+4
2011-09-06
mips: Add MT halting and waking of VPEs
Edgar E. Iglesias
1
-0
/
+51
2011-08-07
Remove unused is_softmmu parameter from cpu_handle_mmu_fault
Blue Swirl
1
-1
/
+1
2011-07-30
exec.h cleanup
Blue Swirl
1
-0
/
+2
2011-07-20
Fix unassigned memory access handling
Blue Swirl
1
-2
/
+2
2011-06-26
Move cpu_has_work and cpu_pc_from_tb to cpu.h
Blue Swirl
1
-0
/
+24
2011-04-03
Fix trivial "endianness bugs"
Stefan Weil
1
-1
/
+1
2010-12-27
target-mips: fix host CPU consumption when guest is idle
Aurelien Jarno
1
-0
/
+8
2010-10-30
target-xxx: Use fprintf_function (format checking)
Stefan Weil
1
-1
/
+2
2010-08-06
mips: Add support for VInt and VEIC irq modes
Edgar E. Iglesias
1
-0
/
+23
2010-07-25
mips: more fixes to the MIPS interrupt glue logic
Aurelien Jarno
1
-0
/
+3
2010-07-24
mips: Correct MIPS interrupt glue logic for icount
Edgar E. Iglesias
1
-3
/
+0
2010-07-03
remove exec-all.h inclusion from cpu.h
Paolo Bonzini
1
-1
/
+0
2010-07-03
move cpu_pc_from_tb to target-*/exec.h
Paolo Bonzini
1
-7
/
+0
2010-06-09
target-mips: add microMIPS exception handler support
Nathan Froyd
1
-0
/
+1
2010-03-12
Target specific usermode cleanup
Paul Brook
1
-1
/
+10
2010-02-06
target-mips: don't call cpu_loop_exit() from helper.c
Aurelien Jarno
1
-2
/
+2
2009-12-13
target-mips: add new HFLAGs for JALX and 16/32-bit delay slots
Nathan Froyd
1
-19
/
+28
2009-11-30
target-mips: add a function to do virtual -> physical translations
Aurelien Jarno
1
-0
/
+2
2009-11-22
target-mips: fix physical address type in MMU functions
Aurelien Jarno
1
-4
/
+4
2009-11-22
target-mips: make CP0_LLAddr register CPU dependent
Aurelien Jarno
1
-0
/
+2
2009-11-22
target-mips: rename CP0_LLAddr into lladdr
Aurelien Jarno
1
-1
/
+1
2009-11-14
mips: fix cpu_reset memory leak
Blue Swirl
1
-2
/
+3
2009-10-01
Revert "Get rid of _t suffix"
Anthony Liguori
1
-8
/
+9
2009-10-01
Get rid of _t suffix
malc
1
-9
/
+8
2009-08-24
cleanup cpu-exec.c, part 0/N: consolidate handle_cpu_signal
Nathan Froyd
1
-0
/
+1
2009-07-27
rename WORDS_BIGENDIAN to HOST_WORDS_BIGENDIAN
Juan Quintela
1
-1
/
+1
2009-07-27
change HOST_SOLARIS to CONFIG_SOLARIS{_VERSION}
Juan Quintela
1
-1
/
+1
2009-07-09
MIPS atomic instructions
Paul Brook
1
-0
/
+5
2009-07-09
MIPS usermode TLS register
Paul Brook
1
-0
/
+5
2009-03-29
target-mips: optimize gen_compute_branch()
aurel32
1
-1
/
+1
2009-03-08
target-mips: rename helpers from do_ to helper_
aurel32
1
-8
/
+8
2009-03-07
The _exit syscall is used for both thread termination in NPTL applications,
pbrook
1
-1
/
+2
2008-12-20
Fix remaining compiler warnings for mips targets.
ths
1
-1
/
+18
2008-11-18
Refactor translation block CPU state handling (Jan Kiszka)
aliguori
1
-0
/
+8
2008-11-18
Convert CPU_PC_FROM_TB to static inline (Jan Kiszka)
aliguori
1
-5
/
+7
2008-11-11
target-mips: optimize gen_op_addr_add() (2/2)
aurel32
1
-6
/
+7
2008-10-06
Show size for unassigned accesses (Robert Reif)
blueswir1
1
-1
/
+1
2008-09-18
Move the active FPU registers into env again, and use more TCG registers
ths
1
-4
/
+7
2008-07-23
Less hardcoding of TARGET_USER_ONLY.
ths
1
-8
/
+1
2008-07-09
Use temporary registers for the MIPS FPU emulation.
ths
1
-7
/
+1
2008-07-01
Move interrupt_request and user_mode_only to common cpu state.
pbrook
1
-2
/
+0
2008-06-30
Move CPU save/load registration to common code.
pbrook
1
-0
/
+2
2008-06-29
Add instruction counter.
pbrook
1
-0
/
+6
2008-06-27
More efficient target register / TC accesses.
ths
1
-37
/
+40
2008-06-24
Remove remaining uses of T0 in the MIPS target.
ths
1
-3
/
+0
2008-06-24
T1 is now dead.
ths
1
-1
/
+0
2008-06-11
Move FP TNs to cpu env.
ths
1
-5
/
+6
2008-05-30
Fix typo.
pbrook
1
-1
/
+1
[next]