aboutsummaryrefslogtreecommitdiff
path: root/target-lm32/translate.c
AgeCommit message (Expand)AuthorFilesLines
2016-05-19cpu: move exec-all.h inclusion out of cpu.hPaolo Bonzini1-0/+1
2016-05-12tcg: Allow goto_tb to any target PC in user modeSergey Fedorov1-6/+15
2016-03-01tcg: Add type for vCPU pointersLluís Vilanova1-1/+1
2016-02-09tcg: Change tcg_global_mem_new_* to take a TCGv_ptrRichard Henderson1-12/+12
2016-02-03log: do not unnecessarily include qom/cpu.hPaolo Bonzini1-0/+1
2016-01-29lm32: Clean up includesPeter Maydell1-0/+1
2015-10-28target-*: Advance pc after recognizing a breakpointRichard Henderson1-0/+5
2015-10-07tcg: Remove gen_intermediate_code_pcRichard Henderson1-38/+4
2015-10-07tcg: Pass data argument to restore_state_to_opcRichard Henderson1-2/+3
2015-10-07tcg: Add TCG_MAX_INSNSRichard Henderson1-0/+3
2015-10-07target-*: Introduce and use cpu_breakpoint_testRichard Henderson1-18/+7
2015-10-07target-*: Increment num_insns immediately after tcg_gen_insn_startRichard Henderson1-3/+2
2015-10-07target-*: Unconditionally emit tcg_gen_insn_startRichard Henderson1-4/+1
2015-10-07tcg: Rename debug_insn_start to insn_startRichard Henderson1-1/+1
2015-06-22disas: Remove uses of CPU envPeter Crosthwaite1-1/+1
2015-03-13tcg: Change translator-side labels to a pointerRichard Henderson1-11/+9
2015-02-12tcg: Introduce tcg_op_buf_count and tcg_op_buf_fullRichard Henderson1-9/+5
2015-02-12tcg: Move emit of INDEX_op_end into gen_tb_endRichard Henderson1-1/+1
2015-01-03gen-icount: check cflags instead of use_icount globalPaolo Bonzini1-1/+1
2015-01-03translate: check cflags instead of use_icount globalPaolo Bonzini1-4/+4
2014-08-12trace: [tcg] Include TCG-tracing header on all targetsLluís Vilanova1-0/+3
2014-06-05softmmu: introduce cpu_ldst.hPaolo Bonzini1-0/+1
2014-05-28tcg: Invert the inclusion of helper.hRichard Henderson1-3/+2
2014-03-13cpu: Move breakpoints field from CPU_COMMON to CPUStateAndreas Färber1-2/+3
2014-02-04target-lm32: stop VM on illegal or unknown instructionMichael Walle1-38/+68
2014-02-04target-lm32: add breakpoint/watchpoint supportMichael Walle1-3/+3
2014-02-04target-lm32: move model features to LM32CPUMichael Walle1-12/+17
2014-02-04target-lm32: kill cpu_abort() callsMichael Walle1-32/+40
2013-09-02tcg: Change tcg_gen_exit_tb argument to uintptr_tRichard Henderson1-1/+1
2013-07-23cpu: Move singlestep_enabled field from CPU_COMMON to CPUStateAndreas Färber1-3/+4
2013-07-09target-lm32: Change gen_intermediate_code_internal() argument to LM32CPUAndreas Färber1-4/+5
2013-07-09target-lm32: gen_intermediate_code_internal() should be inlinedAndreas Färber1-2/+3
2013-06-28cpu: Turn cpu_dump_{state,statistics}() into CPUState hooksAndreas Färber1-2/+4
2013-04-08hw: move headers to include/Paolo Bonzini1-1/+1
2013-03-18target-lm32: fix cmpgui and cmpgeui opcodesMichael Walle1-4/+14
2013-03-18target-lm32: don't log cpu state in translationMichael Walle1-5/+0
2013-03-03gen-icount.h: Rename gen_icount_start/end to gen_tb_start/endPeter Maydell1-2/+2
2013-02-23qemu-log: Remove qemu_log_try_set_file() and its usersPeter Maydell1-2/+0
2012-12-19exec: move include files to include/exec/Paolo Bonzini1-1/+1
2012-12-19build: kill libdis, move disassemblers to disas/Paolo Bonzini1-1/+1
2012-12-08TCG: Use gen_opc_instr_start from context instead of global variable.Evgeny Voevodin1-3/+3
2012-12-08TCG: Use gen_opc_icount from context instead of global variable.Evgeny Voevodin1-1/+1
2012-12-08TCG: Use gen_opc_pc from context instead of global variable.Evgeny Voevodin1-2/+2
2012-11-17TCG: Use gen_opc_buf from context instead of global variable.Evgeny Voevodin1-4/+5
2012-11-17TCG: Use gen_opc_ptr from context instead of global variable.Evgeny Voevodin1-5/+5
2012-11-10disas: avoid using cpu_single_envBlue Swirl1-1/+1
2012-09-27Emit debug_insn for CPU_LOG_TB_OP_OPT as well.Richard Henderson1-1/+1
2012-09-15target-lm32: switch to AREG0 free modeBlue Swirl1-15/+13
2012-03-14target-lm32: Don't overuse CPUStateAndreas Färber1-19/+19
2012-02-28target-lm32: Clean includesStefan Weil1-8/+0
generated by cgit v1.1 at 2024-12-28 05:45:26 +0000