index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-i386
Age
Commit message (
Expand
)
Author
Files
Lines
2016-01-29
x86: Clean up includes
Peter Maydell
20
-7
/
+20
2016-01-21
Merge remote-tracking branch 'remotes/ehabkost/tags/x86-pull-request' into st...
Peter Maydell
10
-425
/
+556
2016-01-21
target-i386: Add PKU and and OSPKE support
Huaitong Han
4
-1
/
+56
2016-01-21
target-i386: Add support to migrate vcpu's TSC rate
Haozhong Zhang
4
-1
/
+41
2016-01-21
target-i386: Reorganize TSC rate setting code
Haozhong Zhang
1
-7
/
+33
2016-01-21
target-i386: Fallback vcpu's TSC rate to value returned by KVM
Haozhong Zhang
1
-0
/
+14
2016-01-21
target-i386: Add suffixes to MMReg struct fields
Eduardo Habkost
1
-33
/
+33
2016-01-21
target-i386: Define MMREG_UNION macro
Eduardo Habkost
1
-16
/
+11
2016-01-21
target-i386: Define MMXReg._d field
Eduardo Habkost
1
-1
/
+2
2016-01-21
target-i386: Rename XMM_[BWLSDQ] helpers to ZMM_*
Eduardo Habkost
8
-300
/
+300
2016-01-21
target-i386: Rename struct XMMReg to ZMMReg
Eduardo Habkost
5
-115
/
+115
2016-01-21
target-i386: Use a _q array on MMXReg too
Eduardo Habkost
1
-2
/
+2
2016-01-21
target-i386/ops_sse.h: Use MMX_Q macro
Eduardo Habkost
1
-1
/
+1
2016-01-21
target-i386: Rename optimize_flags_init()
Eduardo Habkost
3
-3
/
+3
2016-01-21
exec.c: Allow target CPUs to define multiple AddressSpaces
Peter Maydell
1
-0
/
+1
2016-01-21
exec.c: Don't set cpu->as until cpu_address_space_init
Peter Maydell
1
-2
/
+4
2016-01-15
target-i386: do not duplicate page protection checks
Paolo Bonzini
1
-42
/
+23
2015-12-17
target-i386: kvm: clear unusable segments' flags in migration
Michael Chapman
1
-9
/
+13
2015-12-17
kvm: x86: add support for KVM_CAP_SPLIT_IRQCHIP
Paolo Bonzini
3
-3
/
+43
2015-12-17
target-i386/kvm: Hyper-V SynIC timers MSR's support
Andrey Smetanin
5
-1
/
+82
2015-12-17
target-i386/hyperv: Hyper-V SynIC SINT routing and vcpu exit
Andrey Smetanin
4
-1
/
+176
2015-12-17
target-i386/kvm: Hyper-V SynIC MSR's support
Andrey Smetanin
5
-1
/
+109
2015-11-26
target-i386: kvm: Print warning when clearing mcg_cap bits
Eduardo Habkost
1
-1
/
+7
2015-11-26
target-i386: kvm: Use env->mcg_cap when setting up MCE
Eduardo Habkost
2
-7
/
+6
2015-11-26
target-i386: kvm: Abort if MCE bank count is not supported by host
Eduardo Habkost
1
-3
/
+6
2015-11-17
target-i386: Disable rdtscp on Opteron_G* CPU models
Eduardo Habkost
1
-4
/
+8
2015-11-17
target-i386: Fix mulx for identical target regs
Richard Henderson
1
-1
/
+3
2015-11-06
target-i386: Add clflushopt/clwb/pcommit to TCG_7_0_EBX_FEATURES
Xiao Guangrong
1
-1
/
+3
2015-11-06
target-i386: tcg: Check right CPUID bits for clflushopt/pcommit
Eduardo Habkost
1
-8
/
+20
2015-11-06
target-i386: tcg: Accept clwb instruction
Eduardo Habkost
1
-1
/
+12
2015-11-05
target-i386: Enable clflushopt/clwb/pcommit instructions
Xiao Guangrong
2
-2
/
+5
2015-11-05
target-i386: Remove POPCNT from qemu64 and qemu32 CPU models
Eduardo Habkost
1
-2
/
+2
2015-11-05
target-i386: Remove ABM from qemu64 CPU model
Eduardo Habkost
1
-2
/
+1
2015-11-05
target-i386: Remove SSE4a from qemu64 CPU model
Eduardo Habkost
1
-1
/
+1
2015-11-05
kvmclock: add a new function to update env->tsc.
Liang Li
2
-0
/
+46
2015-11-04
osdep: Rename qemu_{get, set}_version() to qemu_{, set_}hw_version()
Eduardo Habkost
1
-1
/
+1
2015-11-04
target-i386: fix pcmpxstrx equal-ordered (strstr) mode
Paolo Bonzini
1
-2
/
+2
2015-10-28
target-*: Advance pc after recognizing a breakpoint
Richard Henderson
1
-0
/
+5
2015-10-27
target-i386: Enable "check" mode by default
Eduardo Habkost
1
-1
/
+1
2015-10-27
target-i386: Don't left shift negative constant
Eduardo Habkost
1
-1
/
+1
2015-10-23
target-i386: Use 1UL for bit shift
Eduardo Habkost
1
-1
/
+1
2015-10-23
target-i386: Add DE to TCG_FEATURES
Eduardo Habkost
1
-1
/
+1
2015-10-23
target-i386: Ensure always-1 bits on DR6 can't be cleared
Eduardo Habkost
1
-1
/
+1
2015-10-23
target-i386: Check CR4[DE] for processing DR4/DR5
Richard Henderson
4
-11
/
+50
2015-10-23
target-i386: Handle I/O breakpoints
Eduardo Habkost
4
-28
/
+94
2015-10-23
target-i386: Optimize setting dr[0-3]
Richard Henderson
1
-3
/
+8
2015-10-23
target-i386: Move hw_*breakpoint_* functions
Richard Henderson
2
-28
/
+28
2015-10-23
target-i386: Ensure bit 10 on DR7 is never cleared
Eduardo Habkost
1
-0
/
+2
2015-10-23
target-i386: Re-introduce optimal breakpoint removal
Richard Henderson
1
-6
/
+28
2015-10-23
target-i386: Introduce cpu_x86_update_dr7
Richard Henderson
4
-22
/
+27
[next]