index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-i386
Age
Commit message (
Expand
)
Author
Files
Lines
2008-08-18
i386: Catch all non-present ptes in cpu_get_phys_page_debug (Jan Kiszka)
aliguori
1
-0
/
+2
2008-07-23
Fix task register type after reset (Avi Kivity)
aliguori
1
-1
/
+1
2008-07-18
Small cleanup of gen_intermediate_code(_internal), by Laurent Desnogues.
ths
1
-8
/
+7
2008-07-07
fix cvtsq2s[sd] (Juergen Lock)
bellard
1
-2
/
+6
2008-07-05
Re-add static qualifier. Fix annother occurance of "const static".
pbrook
1
-1
/
+1
2008-07-03
Fix constant truncation, spotted by Jindrich Makovicka.
ths
1
-3
/
+3
2008-07-01
Move interrupt_request and user_mode_only to common cpu state.
pbrook
2
-6
/
+5
2008-06-30
Fix rdtsc instruction counting.
pbrook
1
-0
/
+6
2008-06-30
Move CPU save/load registration to common code.
pbrook
1
-0
/
+2
2008-06-29
Add instruction counter.
pbrook
2
-4
/
+63
2008-06-20
added model_id and vendor cpu model options (initial patch by Dan Kenigsberg)...
bellard
1
-11
/
+29
2008-06-20
cmpxchg fixes
bellard
1
-0
/
+7
2008-06-18
HLT, MWAIT and MONITOR insn fixes (initial patch by Alexander Graf)
bellard
3
-11
/
+21
2008-06-09
SVM: Fix segment attribute clobbering (Alexander Graf)
bellard
1
-1
/
+1
2008-06-06
undocumented 0x82 opcode is invalid in 64 bit code
bellard
1
-1
/
+3
2008-06-06
Fix i386 segment descriptor types on reset (Avi Kivity)
bellard
1
-9
/
+15
2008-06-04
save more CPU state
bellard
2
-6
/
+38
2008-06-04
SVM: added tsc_offset
bellard
2
-4
/
+8
2008-06-04
fixed exceptions for cpuid and invlpg
bellard
1
-0
/
+6
2008-06-04
GIF flag handling fix (Alexander Graf)
bellard
1
-2
/
+2
2008-06-04
reworked SVM interrupt handling logic - fixed vmrun EIP saved value - reworke...
bellard
6
-65
/
+65
2008-06-04
32 bit SVM fixes - INVLPG and INVLPGA updates
bellard
4
-25
/
+47
2008-06-04
EFER loading fixes, including SVME bit
bellard
3
-27
/
+24
2008-06-03
Spelling fixes, by Stefan Weil.
ths
2
-5
/
+5
2008-05-30
kqemu API change - allow use of kqemu with 32 bit QEMU on a 64 bit host
bellard
1
-11
/
+21
2008-05-30
Fix typo.
pbrook
1
-1
/
+1
2008-05-30
Move clone() register setup to target specific code. Handle fork-like clone.
pbrook
1
-0
/
+9
2008-05-29
Push common interrupt variables to cpu-defs.h (Glauber Costa)
bellard
1
-2
/
+0
2008-05-28
moved halted field to CPU_COMMON
bellard
4
-8
/
+6
2008-05-28
force bit 1 in eflags load
bellard
1
-1
/
+1
2008-05-28
SVM rework
bellard
7
-477
/
+383
2008-05-28
consistent naming for i386 TCG helper file
bellard
3
-6396
/
+6396
2008-05-28
variable dynamic translation buffer size
bellard
1
-0
/
+2
2008-05-25
fixed x86_64 regression
bellard
1
-4
/
+4
2008-05-25
transformed TN into temporaries - add local temporaries usage when needed - o...
bellard
4
-266
/
+259
2008-05-25
Fix off-by-one unwinding error.
pbrook
1
-5
/
+0
2008-05-24
Fix A20 debug dumps.
pbrook
1
-2
/
+2
2008-05-24
Fix ARM conditional branch bug.
pbrook
1
-28
/
+25
2008-05-22
use debug_insn_start to have nicer debug traces
bellard
1
-5
/
+2
2008-05-22
proper helper definition registering (all targets must do that)
bellard
3
-353
/
+361
2008-05-22
optimization of shifts by a constant
bellard
1
-4
/
+68
2008-05-22
lahf/sahf cpuid test
bellard
2
-9
/
+6
2008-05-22
cmpxchg8b fix - added cmpxchg16b
bellard
3
-7
/
+47
2008-05-22
cmpxchg 64 bit fix
bellard
1
-4
/
+10
2008-05-22
fxsave/fxrstor 64 bit fix
bellard
1
-2
/
+20
2008-05-21
converted conditional jumps, SET and CMOVx to TCG
bellard
4
-840
/
+421
2008-05-21
converted env access to TCG
bellard
2
-67
/
+32
2008-05-21
convert eflags manipulation insns to TCG
bellard
5
-148
/
+46
2008-05-21
convert remaining segment handling to TCG
bellard
3
-49
/
+38
2008-05-21
converted LSL/LAR/VERW/VERR to TCG - force 16 bit memory access for LSL/LAR
bellard
4
-61
/
+39
[next]