aboutsummaryrefslogtreecommitdiff
path: root/target-i386/translate.c
AgeCommit message (Expand)AuthorFilesLines
2014-01-07target-i386: Tidy gen_op_mov_TN_reg+tcg_gen_trunc_tl_i32Richard Henderson1-6/+3
2014-01-07target-i386: Use MO_BE for movbeRichard Henderson1-35/+5
2014-01-07target-i386: Remove unused arguments to gen_lea_modrmRichard Henderson1-77/+69
2014-01-07target-i386: Tidy movslRichard Henderson1-5/+1
2014-01-07target-i386: Tidy mov[sz][bw]Richard Henderson1-11/+12
2014-01-07target-i386: Fix typo in gen_push_T1Richard Henderson1-1/+1
2014-01-07target-i386: Remove gen_op_st_T1_A0Richard Henderson1-7/+2
2014-01-07target-i386: Remove gen_op_st_T0_A0Richard Henderson1-43/+40
2014-01-07target-i386: Introduce gen_op_st_rm_T0_A0Richard Henderson1-61/+24
2014-01-07target-i386: Remove gen_op_lds_T0_A0Richard Henderson1-9/+4
2014-01-07target-i386: Remove gen_op_ld_T1_A0Richard Henderson1-14/+9
2014-01-07target-i386: Remove gen_op_ldu_T0_A0Richard Henderson1-10/+5
2014-01-07target-i386: Remove gen_op_ld_T0_A0Richard Henderson1-41/+36
2014-01-07target-i386: Replace OT_* constants with MO_* constantsRichard Henderson1-360/+354
2014-01-07target-i386: Use new tcg_gen_qemu_st_* helpersRichard Henderson1-41/+34
2014-01-07target-i386: Use new tcg_gen_qemu_ld_* helpersRichard Henderson1-53/+31
2014-01-07target-i386: Stop encoding DisasContext.mem_indexRichard Henderson1-42/+25
2014-01-07target-i386: Push DisasContext into load/store helpersRichard Henderson1-161/+170
2013-11-21target-i386: Fix addr32 prefix in gen_lea_modrmRichard Henderson1-45/+47
2013-11-21target-i386: yield to another VCPU on PAUSEPaolo Bonzini1-1/+4
2013-10-10tcg: Move helper registration into tcg_context_initRichard Henderson1-4/+0
2013-09-12target-i386: Only provide CMOV and friends if feature bit setPeter Maydell1-0/+19
2013-09-02tcg: Change tcg_gen_exit_tb argument to uintptr_tRichard Henderson1-1/+1
2013-07-23cpu: Move singlestep_enabled field from CPU_COMMON to CPUStateAndreas Färber1-2/+3
2013-07-09target-i386: Change gen_intermediate_code_internal() argument to X86CPUAndreas Färber1-4/+5
2013-05-31target-i386: Fix aflag logic for CODE64 and the 0x67 prefixRichard Henderson1-15/+15
2013-05-10target-i386: ROR r8/r16 imm instruction fixAurelien Jarno1-0/+1
2013-05-02target-i386: Replace cpuid_*features fields with a feature word arrayEduardo Habkost1-5/+5
2013-04-20i386 ROR r8/r16 instruction fixPavel Dovgaluk1-0/+1
2013-04-13target-i386: add AES-NI instructionsAurelien Jarno1-0/+7
2013-04-13target-i386: add pclmulqdq instructionAurelien Jarno1-0/+3
2013-04-01target-i386: SSE4.1: fix pinsrb instructionAurelien Jarno1-2/+2
2013-03-23target-i386: Fix flags computation for ADOXRichard Henderson1-1/+1
2013-03-22Fix typos and misspellingsPeter Maydell1-1/+1
2013-03-03gen-icount.h: Rename gen_icount_start/end to gen_tb_start/endPeter Maydell1-2/+2
2013-02-27target-i386: Use mulu2 and muls2Richard Henderson1-111/+56
2013-02-23target-i386: Use add2 to implement the ADX extensionRichard Henderson1-11/+9
2013-02-19target-i386: Use movcond to implement shiftd.Richard Henderson1-141/+106
2013-02-19target-i386: Discard CC_OP computation in set_cc_op alsoRichard Henderson1-3/+11
2013-02-19target-i386: Use movcond to implement rotate flags.Richard Henderson1-116/+121
2013-02-19target-i386: Use movcond to implement shift flags.Richard Henderson1-52/+42
2013-02-19target-i386: Add CC_OP_CLRRichard Henderson1-3/+14
2013-02-19target-i386: Implement tzcnt and fix lzcntRichard Henderson1-37/+49
2013-02-19target-i386: Implement ADX extensionRichard Henderson1-3/+106
2013-02-18target-i386: Implement RORXRichard Henderson1-0/+32
2013-02-18target-i386: Implement SHLX, SARX, SHRXRichard Henderson1-0/+31
2013-02-18target-i386: Implement PDEP, PEXTRichard Henderson1-0/+36
2013-02-18target-i386: Implement MULXRichard Henderson1-0/+39
2013-02-18target-i386: Implement BZHIRichard Henderson1-0/+27
2013-02-18target-i386: Implement BLSR, BLSMSK, BLSIRichard Henderson1-0/+48
generated by cgit v1.1 at 2025-02-13 03:46:44 +0000