aboutsummaryrefslogtreecommitdiff
path: root/target-i386/translate.c
AgeCommit message (Expand)AuthorFilesLines
2016-11-01log: Add locking to large logging blocksRichard Henderson1-0/+4
2016-10-26target-i386: remove helper_lock()Emilio G. Cota1-15/+0
2016-10-26target-i386: emulate XCHG using atomic helperEmilio G. Cota1-6/+2
2016-10-26target-i386: emulate LOCK'ed BTX ops using atomic helpersEmilio G. Cota1-30/+57
2016-10-26target-i386: emulate LOCK'ed XADD using atomic helperEmilio G. Cota1-5/+10
2016-10-26target-i386: emulate LOCK'ed NEG using cmpxchg helperEmilio G. Cota1-4/+34
2016-10-26target-i386: emulate LOCK'ed NOT using atomic helperEmilio G. Cota1-6/+20
2016-10-26target-i386: emulate LOCK'ed INC using atomic helperEmilio G. Cota1-11/+13
2016-10-26target-i386: emulate LOCK'ed OP instructions using atomic helpersEmilio G. Cota1-18/+58
2016-10-26target-i386: emulate LOCK'ed cmpxchg using cmpxchg helpersEmilio G. Cota1-45/+54
2016-10-24target-i386: fix 32-bit addresses in LEAPaolo Bonzini1-7/+7
2016-09-16target-i386: Generate fences for x86Pranith Kumar1-0/+8
2016-08-02target-i386: fix typo in xsetbv implementationDave Hansen1-1/+1
2016-07-19target-i386: Remove redundant HF_SOFTMMU_MASKSergey Fedorov1-8/+4
2016-06-20exec: [tcg] Track which vCPU is performing translation and executionLluís Vilanova1-0/+1
2016-06-05target-*: dfilter support for in_asmRichard Henderson1-1/+2
2016-05-23target-i386: Move TCG initialization check to tcg_x86_init()Eduardo Habkost1-0/+6
2016-05-23target-i386: key sfence availability on CPUID_SSE, not CPUID_SSE2Paolo Bonzini1-0/+5
2016-05-19cpu: move exec-all.h inclusion out of cpu.hPaolo Bonzini1-0/+1
2016-05-12tcg: Allow goto_tb to any target PC in user modeSergey Fedorov1-9/+14
2016-05-12tcg: Clean up direct block chaining safety checksSergey Fedorov1-1/+1
2016-05-12tb: consistently use uint32_t for tb->flagsEmilio G. Cota1-1/+1
2016-03-24target-i386: implement PKE for TCGPaolo Bonzini1-1/+17
2016-03-14target-i386: Dump unknown opcodes with -d unimpRichard Henderson1-44/+83
2016-03-14target-i386: Fix inhibit irq mask handlingRichard Henderson1-39/+37
2016-03-14target-i386: Use gen_nop_modrm for prefetch instructionsRichard Henderson1-3/+2
2016-03-14target-i386: Fix addr16 prefixPaolo Bonzini1-7/+7
2016-03-14target-i386: Fix SMSW for 64-bit modeRichard Henderson1-6/+8
2016-03-14target-i386: Fix SMSW and LMSW from/to registerPaolo Bonzini1-16/+22
2016-03-14target-i386: Avoid repeated calls to the bnd_jmp helperPaolo Bonzini1-5/+5
2016-03-01tcg: Add type for vCPU pointersLluís Vilanova1-1/+1
2016-02-15target-i386: Implement FSGSBASERichard Henderson1-0/+34
2016-02-15target-i386: Clear bndregs during legacy near jumpsRichard Henderson1-0/+20
2016-02-15target-i386: Implement BNDLDX, BNDSTXRichard Henderson1-0/+57
2016-02-15target-i386: Implement BNDCL, BNDCU, BNDCNRichard Henderson1-1/+43
2016-02-15target-i386: Implement BNDMOVRichard Henderson1-1/+72
2016-02-15target-i386: Implement BNDMKRichard Henderson1-1/+57
2016-02-13target-i386: Split up gen_lea_modrmRichard Henderson1-114/+85
2016-02-13target-i386: Perform set/reset_inhibit_irq inlineRichard Henderson1-9/+28
2016-02-13target-i386: Enable control registers for MPXRichard Henderson1-0/+5
2016-02-13target-i386: Implement XSAVEOPTRichard Henderson1-3/+15
2016-02-13target-i386: Add XSAVE extensionRichard Henderson1-0/+54
2016-02-13target-i386: Rearrange processing of 0F AERichard Henderson1-52/+72
2016-02-13target-i386: Rearrange processing of 0F 01Richard Henderson1-223/+247
2016-02-13target-i386: Split fxsave/fxrstor implementationRichard Henderson1-2/+2
2016-02-09target-i386: Deconstruct the cpu_T arrayRichard Henderson1-607/+617
2016-02-09target-i386: Tidy gen_add_A0_imRichard Henderson1-22/+5
2016-02-09target-i386: Rewrite leaveRichard Henderson1-14/+15
2016-02-09target-i386: Rewrite gen_enter inlineRichard Henderson1-59/+34
2016-02-09target-i386: Use gen_lea_v_seg in pusha/popaRichard Henderson1-27/+23