index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-i386
/
helper2.c
Age
Commit message (
Expand
)
Author
Files
Lines
2007-04-07
cpu_get_phys_page_debug should return target_phys_addr_t
j_mayer
1
-2
/
+2
2006-09-27
enabled PSE36 for x86_64 (fix for OpenSolaris as guest)
bellard
1
-0
/
+2
2006-09-24
added SMM support
bellard
1
-3
/
+6
2006-06-25
C99 64 bit printf
bellard
1
-14
/
+14
2006-06-14
use glibc syscall (David Woodhouse)
bellard
1
-1
/
+4
2006-04-25
enable APIC by default
bellard
1
-1
/
+1
2006-04-23
SSE3 support (Joachim Henke)
bellard
1
-1
/
+1
2005-12-04
generate GPF if non canonical addresses
bellard
1
-2
/
+5
2005-11-28
NX support
bellard
1
-40
/
+120
2005-11-23
added HF_HALTED bit
bellard
1
-4
/
+6
2005-11-21
cpu_exec_init() change
bellard
1
-5
/
+3
2005-07-23
x86_64 fixes (initial patch by Filip Navara)
bellard
1
-2
/
+7
2005-07-03
better fpu state dump
bellard
1
-11
/
+49
2005-04-23
return model id in cpuid for x86_64
bellard
1
-0
/
+17
2005-02-10
enabled MMX, PAE and SEP
bellard
1
-3
/
+9
2005-01-28
physical memory access functions
bellard
1
-54
/
+33
2005-01-25
Support resolving addresses in PAE mode in cpu_get_phys_page_debug
bellard
1
-19
/
+73
2005-01-12
enable MMX for x86_64 too
bellard
1
-2
/
+2
2005-01-08
MMX/SSE support
bellard
1
-10
/
+20
2005-01-03
x86_64 target support
bellard
1
-129
/
+399
2004-10-09
monitor fixes
bellard
1
-11
/
+13
2004-10-03
removed access_type hack
bellard
1
-1
/
+2
2004-06-22
cpu_single_env init
bellard
1
-1
/
+1
2004-06-20
boot to top of 4GB space
bellard
1
-2
/
+1
2004-06-20
added cpu_reset()
bellard
1
-29
/
+37
2004-06-19
buffer overflow fix
bellard
1
-1
/
+1
2004-05-08
cr0.ET fix (Win95 boot fix)
bellard
1
-1
/
+1
2004-04-25
dump A20 state
bellard
1
-2
/
+3
2004-03-31
win32 port (initial patch by kazu)
bellard
1
-5
/
+4
2004-03-04
2.6 kernel compile fix
bellard
1
-0
/
+5
2004-02-25
CR0.MP/EM/TS support - native fpu support in code copy mode
bellard
1
-0
/
+73
2004-02-16
experimental code copy support - fixed A20 emulation
bellard
1
-1
/
+28
2004-02-07
fixed WP semantics
bellard
1
-3
/
+3
2004-02-03
more precise TLB invalidation - init cleanup
bellard
1
-41
/
+62
2004-01-24
combine PDE and PTE protections as in intel specs - added cpu_get_phys_page_d...
bellard
1
-18
/
+62
2004-01-18
fixed dirty bit support for 4M pages (L4 Pistachio fix)
bellard
1
-2
/
+2
2004-01-13
fixed subtle bug: in some cases PG_DIRTY was not set correctly
bellard
1
-7
/
+12
2004-01-04
correct value for ADDSEG is real mode (fixes GRUB boot) - update static prote...
bellard
1
-77
/
+14
2004-01-04
debug fixes - use more generic TLB mappings
bellard
1
-18
/
+8
2003-12-02
dump irq inhibit flag as it is a part of the cpu state
bellard
1
-2
/
+3
2003-11-23
a20 fix
bellard
1
-0
/
+4
2003-11-19
always completely redefine the TLB in case of MMU fault
bellard
1
-0
/
+3
2003-11-12
dump more registers
bellard
1
-10
/
+31
2003-11-04
a20 support
bellard
1
-5
/
+30
2003-10-27
full softmmu support
bellard
1
-33
/
+43
2003-09-30
new directory structure
bellard
1
-0
/
+390