aboutsummaryrefslogtreecommitdiff
path: root/target-i386/cpu.c
AgeCommit message (Expand)AuthorFilesLines
2016-10-03target-i386: Correct family/model/stepping for Opteron_G3Evgeny Yakovlev1-3/+3
2016-10-03target-i386: Report known CPUID[EAX=0xD,ECX=0]:EAX bits as migratableEduardo Habkost1-8/+11
2016-09-27target-i386: Clear KVM CPUID features if KVM is disabledEduardo Habkost1-0/+4
2016-09-27target-i386: Move xsave component mask to features arrayEduardo Habkost1-14/+28
2016-09-27target-i386: xsave: Calculate set of xsave components on realizeEduardo Habkost1-23/+32
2016-09-27target-i386: xsave: Helper function to calculate xsave area sizeEduardo Habkost1-7/+15
2016-09-27target-i386: xsave: Simplify CPUID[0xD,0].{EAX,EDX} calculationEduardo Habkost1-6/+2
2016-09-27target-i386: xsave: Calculate enabled components only onceEduardo Habkost1-10/+16
2016-09-27target-i386: Don't try to enable PT State xsave componentEduardo Habkost1-3/+3
2016-09-27target-i386: Move feature name arrays inside FeatureWordInfoEduardo Habkost1-200/+170
2016-09-27linux-user: remove #define smp_{cores, threads}Marc-André Lureau1-4/+4
2016-09-27target-i386: Enable CPUID[0x8000000A] if SVM is enabledEduardo Habkost1-0/+4
2016-09-27target-i386: Automatically set level/xlevel/xlevel2 when neededEduardo Habkost1-10/+74
2016-09-27target-i386: Add a marker to end of the region zeroed on resetEduardo Habkost1-1/+1
2016-09-27target-i386: Remove unused X86CPUDefinition::xlevel2 fieldEduardo Habkost1-2/+0
2016-09-19target-i386: Use struct X86XSaveArea in fpu_helper.cRichard Henderson1-1/+6
2016-09-09target-i386: present virtual L3 cache info for vcpusLongpeng(Mike)1-5/+44
2016-09-05target-i386: Add more Intel AVX-512 instructions supportLuwei Kang1-5/+9
2016-07-20target-i386: Add x86_cpu_unrealizefn()Igor Mammedov1-0/+16
2016-07-20pc: cpu: Allow device_add to be used with x86 cpuIgor Mammedov1-0/+1
2016-07-20target-i386: Fix apic object leak when CPU is deletedIgor Mammedov1-0/+1
2016-07-20target-i386: cpu: Do not ignore error and fix apic parentIgor Mammedov1-2/+3
2016-07-20target-i386: Add support for UMIP and RDPID CPUID bitsPaolo Bonzini1-2/+2
2016-07-20target-i386: Add socket/core/thread properties to X86CPUIgor Mammedov1-0/+6
2016-07-20target-i386: Replace custom apic-id setter/getter with static propertyIgor Mammedov1-39/+6
2016-07-20pc: cpu: Consolidate apic-id validity checks in pc_cpu_pre_plug()Igor Mammedov1-13/+0
2016-07-20target-i386: Set physical address bits based on hostDr. David Alan Gilbert1-10/+62
2016-07-20target-i386: Use uint32_t for X86CPU.apic_idIgor Mammedov1-2/+2
2016-07-20target-i386: Fill high bits of mtrr maskDr. David Alan Gilbert1-0/+1
2016-07-20target-i386: Allow physical address bits to be setDr. David Alan Gilbert1-9/+43
2016-07-19target-i386: Remove redundant HF_SOFTMMU_MASKSergey Fedorov1-3/+0
2016-07-07target-i386: Enable LMCE for '-cpu host' if supported by hostHaozhong Zhang1-0/+15
2016-07-07target-i386: kvm: Add basic Intel LMCE supportAshok Raj1-1/+3
2016-07-07target-i386: Report hyperv feature words through qomEvgeny Yakovlev1-0/+53
2016-07-07pc: Parse CPU features only onceIgor Mammedov1-44/+0
2016-07-07cpu: Use CPUClass->parse_features() as convertor to global propertiesIgor Mammedov1-6/+20
2016-07-07target-i386: Avoid using locals outside their scopePaolo Bonzini1-1/+1
2016-07-07target-i386: TCG can support CPUID.07H:EBX.ermsPaolo Bonzini1-2/+3
2016-06-20error: Remove unnecessary local_err variablesEduardo Habkost1-3/+1
2016-06-14target-i386: Consolidate calls of object_property_parse() in x86_cpu_parse_fe...Eduardo Habkost1-29/+45
2016-06-14target-i386: Use cpu_generic_init() in cpu_x86_init()Igor Mammedov1-19/+1
2016-06-14target-i386: Move xcc->kvm_required check to realize timeIgor Mammedov1-8/+16
2016-06-14target-i386: Remove assert(kvm_enabled()) from host_x86_cpu_initfn()Eduardo Habkost1-5/+6
2016-06-14target-i386: Move features logic that requires CPUState to realize timeIgor Mammedov1-18/+26
2016-06-14target-i386: Remove xlevel & hv-spinlocks option fixupsEduardo Habkost1-35/+1
2016-06-14target-i386: Implement CPUID[0xB] (Extended Topology Enumeration)Radim Krčmář1-0/+32
2016-06-14target-i386: add Skylake-Client cpu modelEduardo Habkost1-0/+45
2016-05-23target-i386: Call cpu_exec_init() on realizeEduardo Habkost1-1/+2
2016-05-23target-i386: Move TCG initialization to realize timeEduardo Habkost1-5/+4
2016-05-23target-i386: Move TCG initialization check to tcg_x86_init()Eduardo Habkost1-3/+1
generated by cgit v1.1 at 2024-12-29 02:27:47 +0000