aboutsummaryrefslogtreecommitdiff
path: root/target-cris
AgeCommit message (Expand)AuthorFilesLines
2008-04-11Remove osdep.c/qemu-img code duplicationaurel321-0/+1
2008-03-25m68k mmap2 fixes.pbrook1-0/+1
2008-03-16More TCG conversions for CRIS.edgar_igl1-33/+81
2008-03-16Remove unused members.edgar_igl1-7/+0
2008-03-15More TCG conversions for CRIS.edgar_igl1-73/+259
2008-03-15Simplified some dead extended arith code after search and replace.edgar_igl1-8/+2
2008-03-14A first small step to convert the CRIS translator to TCG.edgar_igl1-344/+312
2008-03-14Model more parts of the ETRAX mmu (still alot missing).edgar_igl6-51/+201
2008-03-14* Add a model of the ETRAX interrupt controller.edgar_igl1-56/+51
2008-03-01* target-cris/op.c: Make sure the bit-test insn only updates the XNZ flags.edgar_igl2-11/+14
2008-02-28Cut the translation block after translating a break insn. This avoids an issu...edgar_igl1-1/+6
2008-02-28More consistent naming for CRIS register-number macros.edgar_igl5-74/+73
2008-02-25Silently ignore CRIS cache flushes, instead of aborting due to unknown insn.edgar_igl2-2/+17
2008-02-01use the TCG code generatorbellard2-53/+10
2008-01-14Optimize clear insns by treating support reg P0 specially andbalrog2-19/+30
2007-11-11fixed invalid typebellard1-2/+2
2007-11-10added cpu_model parameter to cpu_init()bellard2-6/+2
2007-10-29Adjust s390 addresses (the MSB is defined as "to be ignored").ths1-1/+5
2007-10-28Use the shiny new clz helpers.ths2-6/+4
2007-10-14Replace is_user variable with mmu_idx in softmmu core,j_mayer6-10/+23
2007-10-08CRIS MMU emulation, by Edgar E. Iglesias.ths2-0/+167
2007-10-08The remainder of CRIS CPU emulation files, by Edgar E. Iglesias.ths6-0/+680
2007-10-08CRIS micro-ops, by Edgar E. Iglesias.ths1-0/+1289
2007-10-08CRIS insn decoding macros, by Edgar E. Iglesias.ths1-0/+126
2007-10-08CRIS instruction translation, by Edgar E. Iglesias.ths1-0/+2507
2007-10-08CRIS disassembler, originally from binutils, by Edgar E. Iglesias.ths1-0/+366
generated by cgit v1.1 at 2024-12-26 04:52:01 +0000