index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
Age
Commit message (
Expand
)
Author
Files
Lines
2012-06-20
target-arm: Convert cp15 cache ID registers
Peter Maydell
3
-32
/
+33
2012-06-20
target-arm: Convert cp15 crn=0 crm={1,2} feature registers
Peter Maydell
3
-24
/
+54
2012-06-20
target-arm: Convert cp15 crn=1 registers
Peter Maydell
3
-76
/
+61
2012-06-20
target-arm: Convert cp15 crn=9 registers
Peter Maydell
2
-79
/
+59
2012-06-20
target-arm: Convert cp15 crn=6 registers
Peter Maydell
2
-53
/
+45
2012-06-20
target-arm: convert cp15 crn=7 registers
Peter Maydell
3
-11
/
+74
2012-06-20
target-arm: Convert cp15 VA-PA translation registers
Peter Maydell
1
-43
/
+65
2012-06-20
target-arm: Convert cp15 MMU TLB control
Peter Maydell
1
-20
/
+43
2012-06-20
target-arm: Convert cp15 crn=15 registers
Peter Maydell
3
-117
/
+126
2012-06-20
target-arm: Convert cp15 crn=10 registers
Peter Maydell
1
-6
/
+5
2012-06-20
target-arm: Convert cp15 crn=13 registers
Peter Maydell
1
-30
/
+31
2012-06-20
target-arm: Convert cp15 crn=2 registers
Peter Maydell
2
-56
/
+33
2012-06-20
target-arm: Convert MMU fault status cp15 registers
Peter Maydell
1
-81
/
+107
2012-06-20
target-arm: Convert cp15 c3 register
Peter Maydell
1
-6
/
+12
2012-06-20
target-arm: Convert generic timer cp15 regs
Peter Maydell
1
-12
/
+11
2012-06-20
target-arm: Convert performance monitor registers
Peter Maydell
3
-149
/
+158
2012-06-20
target-arm: Convert TLS registers
Peter Maydell
2
-58
/
+19
2012-06-20
target-arm: Convert WFI/barriers special cases to cp_reginfo
Peter Maydell
2
-51
/
+42
2012-06-20
target-arm: Convert TEECR, TEEHBR to new scheme
Peter Maydell
3
-77
/
+45
2012-06-20
target-arm: Convert debug registers to cp_reginfo
Peter Maydell
2
-28
/
+25
2012-06-20
target-arm: Add register_cp_regs_for_features()
Peter Maydell
3
-0
/
+14
2012-06-20
target-arm: Remove old cpu_arm_set_cp_io infrastructure
Peter Maydell
4
-107
/
+1
2012-06-20
target-arm: initial coprocessor register framework
Peter Maydell
7
-3
/
+546
2012-06-20
target-arm: Fix 11MPCore cache type register value
Peter Maydell
1
-1
/
+1
2012-06-07
build: move other target-*/ objects to nested Makefile.objs
Paolo Bonzini
1
-1
/
+2
2012-06-07
build: move libobj-y variable to nested Makefile.objs
Paolo Bonzini
1
-0
/
+4
2012-06-07
build: move obj-TARGET-y variables to nested Makefile.objs
Paolo Bonzini
2
-0
/
+510
2012-06-04
Kill off cpu_state_reset()
Andreas Färber
1
-5
/
+0
2012-06-04
target-arm: Use cpu_reset() in cpu_arm_init()
Andreas Färber
1
-1
/
+1
2012-05-10
target-arm/cpu.h: Make cpu_init("nonexistent cpu") return NULL
Peter Maydell
1
-1
/
+9
2012-05-10
target-arm: When setting FPSCR.QC, don't clear other FPSCR bits
Matt Craighead
1
-1
/
+1
2012-04-27
target-arm: Make SETEND respect bswap_code (BE8) setting
Peter Maydell
1
-4
/
+4
2012-04-27
target-arm: Move A9 config_base_address reset value to ARMCPU
Peter Maydell
2
-3
/
+2
2012-04-27
target-arm: Change cpu_arm_init() return type to ARMCPU
Andreas Färber
4
-7
/
+7
2012-04-21
target-arm: Move reset handling to arm_cpu_reset
Peter Maydell
2
-99
/
+92
2012-04-21
target-arm: Drop cpu_reset_model_id()
Peter Maydell
1
-58
/
+1
2012-04-21
target-arm: Move cache ID register setup to cpu specific init fns
Peter Maydell
3
-11
/
+18
2012-04-21
target-arm: Move OMAP cp15_i_{max,min} reset to cpu_state_reset
Peter Maydell
1
-2
/
+1
2012-04-21
target-arm: Move feature register setup to per-CPU init fns
Peter Maydell
3
-59
/
+122
2012-04-21
target-arm: Move iWMMXT wCID reset to cpu_state_reset
Peter Maydell
1
-1
/
+4
2012-04-21
target-arm: Drop JTAG_ID documentation
Peter Maydell
1
-2
/
+0
2012-04-21
target-arm: Move SCTLR reset value setup to per cpu init fns
Peter Maydell
3
-12
/
+25
2012-04-21
target-arm: Move CTR setup to per cpu init fns
Peter Maydell
3
-12
/
+24
2012-04-21
target-arm: Move MVFR* setup to per cpu init fns
Peter Maydell
3
-12
/
+18
2012-04-21
target-arm: Move FPSID config to cpu init fns
Peter Maydell
3
-8
/
+12
2012-04-21
target-arm: Move feature bit settings to CPU init fns
Peter Maydell
4
-99
/
+137
2012-04-21
target-arm: Add QOM subclasses for each ARM cpu implementation
Peter Maydell
3
-65
/
+282
2012-04-21
target-arm: remind to keep arm features in sync with linux-user/elfload.c
Benoit Canet
1
-0
/
+4
2012-04-14
Use uintptr_t for various op related functions
Blue Swirl
1
-5
/
+3
2012-04-06
Userspace ARM BE8 support
Paul Brook
3
-10
/
+42
[prev]
[next]