index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
Age
Commit message (
Expand
)
Author
Files
Lines
2015-02-05
target-arm: fix for exponent comparison in recpe_f64
Ildar Isaev
1
-1
/
+1
2015-02-05
target-arm: Guest cpu endianness determination for virtio KVM ARM/ARM64
Pranavkumar Sawargaonkar
2
-0
/
+26
2015-02-05
target-arm: KVM64: Get and Sync up guest register state like kvm32.
Pranavkumar Sawargaonkar
1
-1
/
+12
2015-02-05
target-arm: Fix brace style in reindented code
Peter Maydell
1
-13
/
+23
2015-02-05
target-arm: Reindent ancient page-table-walk code
Peter Maydell
1
-96
/
+96
2015-02-05
target-arm: Use mmu_idx in get_phys_addr()
Peter Maydell
1
-51
/
+163
2015-02-05
target-arm: Pass mmu_idx to get_phys_addr()
Peter Maydell
1
-14
/
+96
2015-02-05
target-arm: Split AArch64 cases out of ats_write()
Peter Maydell
1
-7
/
+26
2015-02-05
target-arm: Don't define any MMU_MODE*_SUFFIXes
Peter Maydell
1
-2
/
+0
2015-02-05
target-arm: Use correct mmu_idx for unprivileged loads and stores
Peter Maydell
2
-3
/
+42
2015-02-05
target-arm: Define correct mmu_idx values and pass them in TB flags
Peter Maydell
5
-29
/
+102
2015-02-05
target-arm/translate-a64: Fix wrong mmu_idx usage for LDT/STT
Peter Maydell
1
-1
/
+1
2015-02-05
target-arm: Make arm_current_el() return sensible values for M profile
Peter Maydell
1
-0
/
+4
2015-02-05
target-arm: check that LSB <= MSB in BFI instruction
Kirill Batuzov
1
-0
/
+4
2015-02-05
target-arm: Squash input denormals in FRECPS and FRSQRTS
Peter Maydell
1
-0
/
+12
2015-02-05
Fix FMULX not squashing denormalized inputs when FZ is set.
Xiangyu Hu
1
-0
/
+6
2015-02-05
target-arm: Add checks that cpreg raw accesses are handled
Peter Maydell
1
-0
/
+31
2015-02-05
target-arm: Split NO_MIGRATE into ALIAS and NO_RAW
Peter Maydell
2
-108
/
+117
2015-02-05
target-arm: Add missing SP_ELx register definition
Greg Bellows
1
-0
/
+8
2015-02-05
target-arm: Change reset to highest available EL
Greg Bellows
1
-1
/
+8
2015-02-05
target-arm: Add extended RVBAR support
Greg Bellows
1
-6
/
+25
2015-02-05
target-arm: Fix RVBAR_EL1 register encoding
Greg Bellows
1
-1
/
+1
2015-01-26
vmstate: accept QEMUTimer in VMSTATE_TIMER*, add VMSTATE_TIMER_PTR*
Paolo Bonzini
1
-2
/
+2
2015-01-20
exec.c: Drop TARGET_HAS_ICE define and checks
Peter Maydell
1
-2
/
+0
2015-01-16
target-arm: crypto: fix BE host support
Ard Biesheuvel
1
-51
/
+63
2015-01-15
target-arm: Fix typo in comment (seperately -> separately)
Stefan Weil
1
-1
/
+1
2015-01-12
kvm: extend kvm_irqchip_add_msi_route to work on s390
Frank Blaschka
1
-0
/
+6
2015-01-09
Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into staging
Peter Maydell
2
-6
/
+6
2015-01-03
gen-icount: check cflags instead of use_icount global
Paolo Bonzini
2
-2
/
+2
2015-01-03
translate: check cflags instead of use_icount global
Paolo Bonzini
2
-4
/
+4
2014-12-22
target-arm: add cpu feature EL3 to CPUs with Security Extensions
Fabian Aggeler
1
-0
/
+4
2014-12-22
target-arm: Add ARMCPU secure property
Greg Bellows
2
-0
/
+25
2014-12-22
target-arm: Add feature unset function
Greg Bellows
1
-0
/
+5
2014-12-22
target-arm: Merge EL3 CP15 register lists
Greg Bellows
1
-31
/
+24
2014-12-11
target-arm: Check error conditions on kvm_arm_reset_vcpu
Christoffer Dall
1
-2
/
+11
2014-12-11
target-arm: Support save/load for 64 bit CPUs
Peter Maydell
1
-3
/
+19
2014-12-11
target-arm/kvm: make reg sync code common between kvm32/64
Alex Bennée
4
-101
/
+137
2014-12-11
target-arm: make MAIR0/1 banked
Greg Bellows
2
-4
/
+29
2014-12-11
target-arm: make c13 cp regs banked (FCSEIDR, ...)
Fabian Aggeler
3
-19
/
+77
2014-12-11
target-arm: make VBAR banked
Greg Bellows
2
-3
/
+12
2014-12-11
target-arm: make PAR banked
Fabian Aggeler
2
-11
/
+22
2014-12-11
target-arm: make IFAR/DFAR banked
Fabian Aggeler
3
-9
/
+28
2014-12-11
target-arm: make DFSR banked
Fabian Aggeler
2
-4
/
+13
2014-12-11
target-arm: make IFSR banked
Fabian Aggeler
2
-5
/
+18
2014-12-11
target-arm: make DACR banked
Fabian Aggeler
2
-12
/
+29
2014-12-11
target-arm: make TTBCR banked
Fabian Aggeler
3
-31
/
+58
2014-12-11
target-arm: make TTBR0/1 banked
Fabian Aggeler
2
-14
/
+43
2014-12-11
target-arm: make CSSELR banked
Fabian Aggeler
2
-4
/
+20
2014-12-11
target-arm: respect SCR.FW, SCR.AW and SCTLR.NMFI
Fabian Aggeler
1
-0
/
+54
2014-12-11
target-arm: add SCTLR_EL3 and make SCTLR banked
Fabian Aggeler
4
-34
/
+58
[next]